


STM32 Workshop

Session 3

By Moktar SELLAMI



Plan



- ARM Processors
- Memory layout

- 3 Interrupts and NVIC
- Bus Matrix AMBA

- RCC and Clock tree
- Peripheral Configuration flow



ARM Processors

ARM (Advanced RISC Machines)

It is a RISC instruction set processor.

arm

Known for **Low costs**, **low power** consumption, and **low heat** generation.



ARM Processors

ARM provides Multiple Processors:

A-Profile

CORTEX-X - NEOVERSE - CORTEX-A

ISA: ARMV8-A ARMV9-A

Complexe Apps:

TVs, Smartphones, Automotive Head units, Cloud storage.

ARM-R

CORTEX-R

ISA: ARMV8-R

Realtime & safety critical Apps:

ADAS, Vehicle Steering systems, Networking, Storage equipments.



CORTEX-M

ISA: ARMV8-M

Mainstream Apps:

IoT, Embedded systems, wearables, Industry, smart homes...



The ARM CORTEX-M Family

Cortex-MO	2009	Entry-level, ultra-low power	ARMv6 Simplest, smallest core, Low cost
Cortex-MO+	2012	Entry-level, ultra-low power	ARMv6
Cortex-M3	2006	Mainstream	Full ARMv7-M feature set,
Cortex-M4	2010	Mainstream + DSP	ARMv7E-M Adds DSP instructions and optional FPU
Cortex-M7	2014	High-performance	ARMv7 Dual-issue pipeline, higher clock speeds, FPU
Cortex-M23	2016	Secure entry-level	ARMv8-M baseline with TrustZone support
Cortex-M33	2016	Secure mainstream	ARMv8-M mainline + TrustZone + DSP/FPU options
Cortex-M55	2020	AI/ML focused	ARMv8.1-M + Helium Technology
Cortex-M85	2022	High-performance AI/ML	Helium Technology





Cortex-M85

Cortex-M55

Cortex-

Cortex-

M4

Cortex-M52

Cortex-

M23

Cortex-M35P

M33

Cortex-

М3

Cortex-M0


Cortex-


M7

Cortex-M0+



ARM CORTEX M-4








ARM CORTEX M-4: CMSIS

CMSIS (Cortex Microcontroller Software Interface Standard) is a vendor-independent **software** standard and a collection of **libraries** provided by ARM, designed to simplify software development on Cortex-M microcontrollers.





ARM CORTEX M-4: Thumb-2 ISA

ARM Thumb-2 ISA allows the intermixing of 32-bit instructions with the older 16-bit Thumb instructions. This facilitates maximum compatibility when running programs for the older architecture on the newer one.

Thumb-2 gives you almost the same performance as full 32-bit ARM instructions, but with much smaller code size.




Memory Map: Cortex M4

The Cortex-M4 processor implements the ARMv7-M architecture with a 32-bit address space and 32-bit data path.

32-bit address space, there are 2^32 memory positions: 4 (Gb) of memory space,


Arm Cortex-M4 memory map




Freeways

Memory Mapping STM32F407

Region	Start Address	End Address	Size
Code (Flash)	0x0000 0000	Ox1FFF FFFF	512 MB
SRAM	0x2000 0000	Ox3FFF FFFF	512 MB
Peripheral	0x4000 0000	0x5FFF FFFF	512 MB
External RAM	0x6000 0000	0x9FFF FFFF	1 GB
System	0xE000 0000	OxFFFF FFFF	512 MB









Memory Mapping: STM32F407

```
#ifndef LED H
#define LED H
#define PERIPH base (0x40000000UL) //Addresse
#define AHB1 PERIPH OFFSET (0x00020000UL)
#define AHB1 PERIPH BASE (PERIPH base + AHB1 PERIPH OFFSET)//Addresse
#define GPIOA OFFSET (0x0000UL)
#define GPIOA BASE (AHB1 PERIPH BASE+ GPIOA OFFSET)//Addresse
#define RCC OFFSET (0x3800UL)
#define RCC BASE (AHB1 PERIPH BASE+ RCC OFFSET)//Addresse
#define AHB1 EN R OFFSET (0x30UL)
#define RCC AHB1 EN R (*(volatile unsigned int*) (RCC BASE+AHB1 EN R OFFSET))//register
#define GPIOA MODER OFFSET (0x0000UL)
#define GPIOA MODER R (*(volatile unsigned int*) (GPIOA BASE+GPIOA MODER OFFSET))//register
#define GPIOA ODR OFFSET (0x14UL)
#define GPIOA ODR R (*(volatile unsigned int*) (GPIOA BASE + GPIOA ODR OFFSET))//Addresse
#define GPIOA en (1U<<0)//enable the clock source (set 1 at pos 0)
#define PIN5 (1U<<5)
#define LED pin PIN5
#endif
```



Memory Mapping: STM32F407

```
#include "../Inc/main.h"
int main ()
        RCC AHB1 EN R |= GPIOA en ;
        GPIOA MODER R |= (1U << 10);
        GPIOA MODER R &= \sim (1U << 11);
        while (1)
                   GPIOA ODR R |= LED pin ;
        return 0;
```



Program B

ISR


Interrupts:

An Interrupt is a signal that tells the CPU to pause its current program, execute a specific function called an Interrupt Service Routine (ISR) to handle the event, and then seamlessly return to what it was doing.

Execution Mode of a CPU: Interrupt source

- Pooling Mode
- Interrupt Mode
- DMA

- Externel
 - Internal



Interrupt


Program A

Program A



Interrupts: ARM Cortex M4 NVIC


NVIC: The Nested Vectored
Interrupt Controller is the dedicated
hardware unit inside an Arm
Cortex-M processor that manages
all these interrupts efficiently. It's
the dispatcher that handles the fire
alarms.






External Interrupts: NVIC STM32F407


The **EXTI** (External Interrupt/Event Controller) is a peripheral in the STM32F407 that specializes in detecting external pin changes and generating interrupts or events.





External Interrupts: STM32F407 EXTI







Internal Interrupts: CORTEX M4

Exceptions in Cortex-M: Internal interrupts

Reset: Runs after system reset.

NMI (Non-Maskable Interrupt): Highest priority interrupt, cannot be disabled; used for critical events (e.g., power-down).

HardFault: Generic fault for unhandled errors (instruction or system faults).

MemManage: Handles memory protection faults (via MPU).

BusFault: Handles bus access errors (instruction or data).

UsageFault: Handles invalid instruction or operation errors.



Bus Matrix: AMBA

Bus Matrix: AMBA

AHB: Advanced High performance

Bus (186Mhz)


APB: Advanced peripheral Bus

(84Mhz)

I-BUS

D-Bus

S-Bus






RCC and clock Tree



RCC and clock Tree





Peripheral Configuration flow - Generic

System Clock Configuration

Enable BUS Clock for GPIO

Enable BUS Clock for Peripheral

GPIO Configuration

Peripheral configuration

Main Program



Peripheral Configuration flow - Generic

System Clock Configuration: Set up the main system clock (HSI, HSE, PLL) and bus prescalers.

Enable BUS Clock for GPIO: Enable the clock for the GPIO port(s) used by the peripheral.

Enable BUS Clock for Peripheral: Enable the specific peripheral's clock (e.g., USART, SPI, I2C).

GPIO Configuration: Configure GPIO pins (Mode, Speed, PullUP/PullDown)

Peripheral Configuration: Initialize and configure the peripheral itself.

Main Program: Your main loop or application logic using the configured peripheral.



Peripheral Configuration flow: Use case UART2

System Clock Configuration (RCC)

Enable BUS Clock for GPIO (where Rx & Tx are connected)

Enable BUS Clock for UART2

GPIO Configuration (configure Tx & Rx as alternate function)

Peripheral configuration (configure UART2,ex set baudrate)

Main Program (send & receive)



Thank You

