
190050820001

Page Na | Date 27 05 202

	190050820001 Date 2705 2021							
	2nd Sessional							
	4th Semester / Computer Engg.							
	Annual desirability and a second second							
	Subject: Microprocessor and Peripheral Devices							
	Sec-A							
Aw-1								
Tyli)	Explain the following instructions of 8085 as							
	under							
	Syntax	Example	Length	Addressing	Deschiption.			
4.	LDAX B/D	LOA B	3 Bytes	Register	load from.			
				Addressing	register			
				Mode	pair to			
			WELD'S	Levino walk	accumulator.			
			370	28.7				
2.	SHLD	SHLD 2050	3 Bytes	Direct	Stones the.			
			37.4	Addressing	contents of.			
		A CONTRACTOR OF THE CONTRACTOR		Mode 0	H-Lregister-			
		The same of the sa	9 96		pair in the			
				15-7, 15	memory -			
			. <u>.</u> .	SECON SE	location .			
					Specified -			
				· 3 · · · · · · · ·	by -			
					address.			
		No Reserve	· · · · ·	Tar N	\$75			
3.	ADI	ABI 41H	2 Bytes	Turnediate	Add inme-			
	8 bit data		, V	Addressing	diate to -			
				Mode	the -			
			The state of the s		accumulator.			



	Two Byte-
	In this, the first byte consists of speacle and second byte is the
	of speocle and second byte is the
	operand.
	egg MVI.
	U
c)	Three Byte -
,	In this, the first byte is the speade and second and third are
	speode and second and third are
	the 16 bit address.
	e.g. JMP.
101	Addressing Modes of 8085 are -
10/	700000000000000000000000000000000000000
	The various techniques that specifies
	10. address of data in an instruction
	the address of data in an instruction ane known as addressing modes.
	MAR PROUVE AS THE Addressing
	there are five types of addressing
	modes -
	D 11 1 A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	· Immediate Addressing Mode
	A POPULATION OF THE PARTY OF TH
	· Direct Hadrissing roan
	· Indirect Addressing Mode
	- Implied Addressing Mode

4	190050820001 Page 26.				
<u>vi)</u>	Maskable and Non-maskable Interrupts of				
	· Maskable Interrupt:				
	Markable interrupts are generally				
	the interrupts which can be ignored				
	it means that the processor can				
	continue with the process it is working				
	on without woraging about it.				
	Eg. INTR, -RST 5.5, etc.				
	RST 7.5				
	+ None = markable Tuteroulet "				
	· Non- maskable Interrupt:				
	Non-maskable interrupts are the				
	type of interrupts which cannot be				
i	Ignored by the processor are Non-				
	Maskable Interrupts.				
	These interrupts have to be taken in				
	consideration by the processor and queue				
	then or either work on it immediately depending upon its priority.				
	reporting upon 193 priority.				
	E.g. TRAP.				
	(TRAP has the				
	CTRAP is the most prioritied amones to				
	(TRAP is the most prioritied amongst				

	Sec-B				
Ans-3	Différence between &	eripheral Mapped I/o			
	and Memory Ma	pped I/O:-			
	O				
	Peripheral Mapped I/O	Memory Mapped I/O			
	1				
i)	These cannot be	i) These can be			
1	accessed like other	accessed like memory			
	memory locations.	locations.			
<u>ii</u>	These are designed for 8-bit address values.	ii) these are designed			
	8- bit address values.	for 16-bit address			
		D values.			
	S 250 - 10 - 10 - 10 - 10 - 10 - 10 - 10 -				
(11)	IN and OUT are	(iii) LDA and STA are			
	the instructions used	the instructions used			
,	ju teris.	in this,			
10)	Cycles involved are-	iv) Cycles involved are-			
	20 read and IO	It reo Memory read			
	IO read and IO write.	iv) Cycles involved are- ID reo Memory read and Memory write.			
		0			
v)	Only the accumulator	v) Any register can			
	can communicate in	v) Any register can communicate in this			
Michigan english	this case.	case.			

6	190050820001	Page No.
(iv	256 ID ports are	vi) In this, 256 ports
,	256 ID ports are available in this.	are avoilable.
vii)	IO/M=1, during	vii) Io/M=0, during
	IO/M=1, during writing on read cycles.	vii) Io/M=0, during writing or read cycles.
viii)	Some special control signals are used in IO in Peripheral	viii) No special control signals required in Memory mapped ID.
	signals are used	signals required in
	in Io in Veripheral	Memory mapped Io.
	mapped.	
· w \	Acido de la lacia de	and Anithment
	Arithmetic and Logical	(ix) Arithmetic and logical
	operations connot be	sperations can be performed directly in
	performed directly	case of Memory
	Peripheral Mapped ID.	mapped ID.
x)	In this, less	X) In this, more
/	In this, less data space is available.	data space is available.
	available.	available.
	The state of the s	
.		