

3rd Sessional

4th Semester / Comp. Engg.

170844

Subject: Microprocessor and Peripheral Devices

Sec - A

Ans - 1i) Data Transfer:

Data transfer is basically the transfer of data between microprocessor during execution of a program.

⇒ Data transfer is needed in computers so that data can be transferred from memory to I/O device or microprocessor and vice versa.

Types of Data Transfer Schemes are:-

a) Programmed Data transfer Scheme.

- Synchronous Mode

- Asynchronous Mode

- Interrupt mode

b) DMA (Direct Memory Access) mode of Data Transfer

- Burst mode of DMA

- Cycle mode of DMA

ii) Parallel Data Transfer Schemes

Serial Data Transfer Schemes

- In this, data is

- In this, data is

(2)

190050820001

Page No.	
Date	

transferred parallelly.

transferred serially.

- Transmission rates of data are higher.

- Data transmission rates are lower.

- It needs more number of microprocessors.

- It needs less number of microprocessors. (mostly 1)

- It is costly.

- It is cheaper.

- It is faster.

- It is comparatively slower.

iii) Serial Data Transfer Techniques -

Data transfer can be of two types either parallel or serial.

In Serial Data Transfer mode, the data is transferred bit by bit over a single channel. Serial transmission has less chances of errors. It involves less microprocessors (mostly 1).

Serial Data transfer is convenient for data of less bits but for big byte data parallel data transfer is good.

⇒ Serial Data Transfer Techniques -

a) Serial Input Data (SID)

b) Serial Output Data (SOD)

v) Interrupt Driven I/O Transfer Scheme -

In this type of data transfer, CPU doesn't sit doing nothing.

At this, whenever the I/O device has to read/write data and memory is not available at that moment then the CPU issues a command for I/O interrupt in the system and CPU goes to do other works. This is known as Interrupt driven I/O transfer scheme.

It consists of different schemes -

- Several I/O devices connected to single interrupt level
- One I/O device connected to each interrupt level
- More than one I/O device connected to each interrupt level

v) Direct Memory Access (DMA) :-

In DMA, a DMA controller is used which cuts off the involvement of CPU during data transfer during program execution.

In this the CPU tells some of the details (about what I/O device needs) and goes back to other works of it. After that DMA reads/writes the data from/into memory that is from I/O device respectively.

(4)

190050820001

Page No.			
Date			

Q) The DMA is of two types -

- Bus mode DMA
- Cycle mode DMA

Sec - B

Ans-2

PIN DIAGRAM of 8257 DMA :-

$\overline{IOR} \leftrightarrow$	1	40	$\rightarrow A_7$
$\overline{IOW} \leftrightarrow$	2	39	$\rightarrow A_6$
$\overline{MEMR} \leftrightarrow$	3	38	$\rightarrow A_5$
$\overline{MEMW} \leftrightarrow$	4	37	$\rightarrow A_4$
MARK \leftarrow	5	36	$\leftarrow TC$
READY \leftrightarrow	6	35	$\leftrightarrow A_3$
HLDA \leftrightarrow	7	34	$\leftrightarrow A_2$
	8	33	$\leftrightarrow A_1$
	9	32	$\leftrightarrow A_0$
	10	31	$\rightarrow V_{cc} +5V$
CS \rightarrow	11	30	$\rightarrow D_0$
CLK \rightarrow	12	29	$\rightarrow D_1$
Reset \leftrightarrow	13	28	$\rightarrow D_2$
$\overline{DACK}_2 \rightarrow$	14	27	$\rightarrow D_3$
$\overline{DACK}_3 \rightarrow$	15	26	$\rightarrow D_4$
DRQ ₃ \rightarrow	16	25	$\leftarrow \overline{DACK}_0$
DRQ ₂ \rightarrow	17	24	$\leftarrow \overline{DACK}_1$
DRQ ₁ \rightarrow	18	23	$\rightarrow D_5$
DRQ ₀ \rightarrow	19	22	$\rightarrow D_6$
V _{ss} GND \rightarrow	20	21	$\rightarrow D_7$

PINS :

- \overline{IOR} → I/O Read. Active low signal. (High when low/O).
- \overline{IOW} → I/O write. Active low signal.
- \overline{MEMR} → Memory read. Active low signal.
- \overline{MEMW} → Memory write. Active low signal.
- \overline{READY} → Ready signal. Turns on CPU.
- \overline{HLDA} → Hold Acknowledgement.
- \overline{CS} → chip select.
- \overline{CLK} → clock signal.
- \overline{Reset} → Resets DMA.
- V_{CC} → Power supply. +5V
- ~~V_{SS}~~ GND → Ground.
- ~~DRQ_0~~
- $\overline{DACK}_3 - \overline{DACK}_0 \Rightarrow$ DMA Acknowledgement.
- $DRQ_3 - DRQ_0 \Rightarrow$ DMA Request.
- $D_7 - D_0 \Rightarrow$ Data Lines.
- $A_7 - A_0 \Rightarrow$ Address Lines.
- $TC \Rightarrow$ Terminal Count.

* Block Diagram : (is on next page)

6

140050820001

Pap. No.	
Date	

* Block Diagram of 8257 DMA :-

