## Assignment No. 6

au Lesphin markable and non markable Interrupts
Ans

Maskable Interrupt:

the interrupt by writing some instructions into

Non-Maskable Interrupt:

For this type of interrupt, we cannot disable the interrupt by writing some instructions into the program. E.g. TRAP.

Que-2 Explain Software and hardware interrupts of 8085.

Software Tuterrupt :-

AW-

Enrough programs are called software juterrupts.

RST stands for restart. External pardware is

signised to jusert an RST instruction when

There are 8 software interrupts, RSTO to

RST 7. These are single byte instructions. When any of these instructions are executed, a CALL to the specified address is executed.

110	PVA I			
Marin Soles	-	in Mariaba	Sales of Tables	Notice
All Knotesi	\$	1	1	

A State of the		Hex code	Vector Address	
			ation of proper acceptance and one properties and the second of the seco	
Malkinga ar viga	ESS Commence		0008	-
MATERIAL PROPERTY AND ADMINISTRATION OF THE PARTY AND ADMINIST			and the second s	
MINUME WHO	2.122	N	alian in the contract of the c	
tanin'i Original dia secale	2514	6.3	5020	
Military (may succeed	8575	6.0	0028	
	2516	6.3	2030	The state of the s
	S. S. A.	Prop. 1. Pro	0038	-
The state of the s				-

Hardome Interrupt :-				
These Interrupts are initiated by				
the landware. In 8085 only external hardware				
initiated interrupts are there.				
These 8085 microprocessor has 5 interrupts				
wanted as TRAP, RST J.S. RST 6.5, RST 5:5 and				
TOTA, An interrupt vector is a pointer				
to the number location where the Interrupt				
exprise antine ( ESB) in Hored. All interrult				
are bad napped buto a memory realled				
THE MEET VECTOR TOBE . THE INTERMED YEARS				
of 8085 interrept an-				
Interrupt Victor address in leax				
Analysis and the contract of t				
1224				

RST 7.5 Explain rectored and non-vectored interrupts of 8085. Vectored Interrupts: The Enterrupts for which the address of the ISR is fixed are called rectored interrupts. The interrupting device need not to supply the address of the ISR. Zig. TRAP, AST 6.5, RST 5.5. Non- rectored Interrupts: the address of the ISR is not fixed are called non-vectored interrupts. Address of the ISR is repplied to the supplied externally by the device of the supplied externally by the device. E.g. INTR. Explain edge triggered and level triggered interrypts. Que-4 Aus -Edge Triggered Interrupts:

Secon 21 the interrupt is
recognized by the microprocessor only when the interrupt strippet resignal changes its

second to the histoprocessor when the internation of the histoprocessor when the internation of longic line such for some particular time period their such internation one called level days of the d

Que-5 Explain TRAP, RST 7.5, RST 6.5, RST 5.5,

TRAP :

priority. It is non-markable interrupt and need not be enabled. It can not be disabled. It is level and Edge sensitive. It means that the input should change from low level to high level and then stay high for one instruction time period con to be acknowledged?

Pap Ve

RST 7.5:

priority to is maskable and positive edge triggered interrupt. The RST 3.5 interrupt request is stored interrupt signal is not required to remain high still acknowledged. The D flip flop is ruet by either R7.5 bit of SIM RESET IN signal.

RST 65 and RST 5.5:

These are markable interrupts.

These juterrupts has the lower priority from TRAP and RST 7.5. Both these interrupts are level sensitive. They can be builded by SIM instruction. Vertor address for RST 6.5 is 0034 H and RST 5.5 is 0020 H.

INTR:

INTR interrupt is markable and it has
the lowest priority. During the execution of
each instruction, the microprocessor checks
INTR. If it is high then the nucroprocessor
complete its current operation and sends
an interrupt acknowledgement signal INTA
active low.

n reliefur sallt Dute \* Bienty of Tuterrupts riguit TRAP RST 1.5 RST S.S INTR Lowest