Pryge No. 190050820001 Date 22 06 2021 3rd Sessional 4th Cemester / Comp. Engg. 170844 Subject: Microprocessor and Periphenal Devices Sec-A Aus-1 Data transfer is basically the transfer of data between injeroprocessor during execution of a program. =) Data transfer is needed in competers so that data can be transferred from memory to I/O device or nicroprocessor and vice versa. Types of Data Transfer Schemes are: · Lynchronous Mode Asynchronous Mode · Interrupt mode b) DMA (Direct Memory Access) mode of Data Transfer · Burst mode of DMA · Cycle mode of DMA Panallel Data Transfer Schemes · In this, data is

· In this, data is

(2)	19005082000	Superior parties of the superior of the superi
	transferred parallely.	transferred serially.
	Transmission rates of data are higher.	· Data transmission potes are lower.
•		· It needs less number of nicroprocessors. (mostly 1)
1	14	
•	It is costly.	att is cheaper.
•	It is faster.	slower.
		N SOWCE
iú	Serial Data Transfer	techniques -
	Data to	ansfer can be of
	two types citeur p	arallel or serial.
	In serial Data Tra	usfer mode, the data
		by bit over a single
	channel. Serial tran	snission has less chances
8-2	of errors: It invol	ves dess microprocessors
	(mostly 1).	
	Serial Data transfer	is convenient for
	data of less buts b	ut for big byte data
	parallel data transfe	Tech good.
9	sevial Data Transfer	(SID)
	a) Serial Tuput Data b) Serial Output Data	
	b) sonar varja isar	
The way		

190050820001.

Paper No 3

(v) Juteraupt Driven 2/0 Transfer Scheme -CPU doesn't sit doing nothing It In this, whenever the 110 device have to read (write data and memory is not available at that moment then the CPU issues a command for I/O Interrupt in the system and CPU goes to do other works. This is known as Juterrupt driven I/O transfer scheme. It consists of different Schemes a) Several I/O devices connected to stuple interrupt livel b) One of o device connected to each interrupt level c) more than one 40 device connected to & each interrupt level v) Direct Memory Access (DMA): In DMA, a DMA controller is used which out offs the involvement of CPU during data transfer during program execution.

In this the CPU tells some of the details (about what I/O device needs)

and goes back to other works of it. After that DMA read/write the data from/ Into memory that is from I/O device respectively.

	190050820001 20te 1
5)	The Drift is of two types
	b) Cycle mode DMA
Mary in the second seco	
	Sec-B
Company of the Spinson of the Spinso	
AN1-2	
Committee of the commit	PIN DIAGRAM of 8257 DMA:
	IORE 1 40 - AZ
	TOWE 2 39 -> A6
	NEMRE 3 38 -> As
	MEMWY 4 37 -> Au
	MARKE 5 36 ETC
	READY 6. 35 (-> A3
	HLDA + 7 8257 34 - A2
	8 DMA 33 (-> A.
	9 32 (-> A.
	10 31 Vec +5 V.
	CS-> 11 30 -> Do
	CLK -> 12 29 -> D1
	Reset←> 13 28 → D2
	DACK2 7 1.4 27 -> D3
	DACKED 15 26 Du
	DRR2-> 16 DACKO
	DRQ 17 24 - DACK
	DRQ, -> 18
	DRQ0-7 19 22 -> D6
	VSC GND = 20 21 D7
The state of the s	

140050820001

Page No.
Date

	Due
	Pins :
,	FOR - ITO Read. Active low signal. Chigh when
	low/0).
	IOW -> I/O write. Active low signal.
	MEMR - Meniory read. Active low signal.
•	MEMW - Memory write. Active low organi.
•	READY -> Ready signal. Turns on CPU.
	HLDA -> Hold Acknowledgement.
•	CS -> chip select.
•	CLK -> clock signal.
•	CLK -> cluck signal. Reset -> Resets DMA.
•	Nec -) Power supply. +5V
•	ASSIGND -> Ground.
	DREGO
o	DACK3-BACKO => DMA Acknowledgement.
•	DRQ 3 - DRQ => DMA Request.
•	Dy - Do => Data Unes
Ð	Az - A => Address lines.
6	TC => Terminal Count.
*	Block Diagram: (is on next page)
description of the second of t	

6	(90050820001 Pap No)
X	Block Diagram of 8257 DMA:
7 - D8	Dasa Address Reg. (- DRQO) To Reg. (- DRQO) To Reg. (- DRQO)
TOR IOW CLX Reve	channel 1 en Read write 1 To read To read DACKI
A: A: A: A: CS	Channel 2 Add. reg. DRQ 2 TC reg. DACIC2 Channel 3 Channel 3
HLD MEN MEN	Te reg.