

















































	Input	Target	SC-DSB	TR-DSB	FR-DSB	SDSB	DSB	UNSB	SelfRDB	UNIT	SynDiff	CycleGAN
C2U												
												
												
												
L2U	