

TEST-RM Reference manual

6.3.10 RCC AHB1 peripheral clock enable register (RCC_AHB1ENR)

Address offset: 0x30

Reset value: 0x0010 0000

Bit 0 GPIOAEN: IO port A clock enable

0: IO port A clock disabled

1: IO port A clock enabled

Bit 1 GPIOBEN: IO port B clock enable

TEST-RM Reference manual

6.3.11 RCC AHB2 peripheral clock enable register (RCC_AHB2ENR)

Address offset: 0x34

Bit 7 OTGFSEN: USB OTG FS clock enable

Bit 6 RNGEN: Random number generator clock enable

The base address of RCC is 0x4002_3800.