

POWERLINK IP-Core Altera FPGA Documentation

Date: December 14, 2011

Project Number: AT-B0-000002

We reserve the right to change the content of this manual without prior notice. The information contained herein is believed to be accurate as of the date of publication, however, B&R makes no warranty, expressed or implied, with regards to the products or the documentation contained within this document. B&R shall not be liable in the event if incidental or consequential damages in connection with or arising from the furnishing, performance or use of these products. The software names, hardware names and trademarks used in this document are registered by the respective companies.

I Versions

Version	Date	Comment	Edited by
1.0	Dec 14, 2011	First Edition	Zelenka Joerg

Table 1: Versions

II Safety Notices

Safety notices in this document are organized as follows:

Safety notice	Description
Danger!	Disregarding the safety regulations and guidelines can be life-threatening.
Warning!	Disregarding the safety regulations and guidelines can result in severe injury or heavy damage to material.
Caution!	Disregarding the safety regulations and guidelines can result in injury or damage to material.
Information:	Important information used to prevent errors.
Example:	Functionality is described with an example to prevent errors.

Table 2: Safety notices

POWERLINK IP-Core Altera FPGA Documentation

III Table of Contents

1 Introduction	4
2 Figure Index	12
3 Table Index	13
4 Listing Index	14
5 Index	15

1 Introduction

The POWERLINK IP-Core is provided as ready-to-use in Altera Quartus II environment with SOPC version 10.1. This documentation presents the integration of the IP-Core into the SOPC environment, as well as timing considerations and interfacing to the software development environment.

If you require detailed information about the POWERLINK IP-Core, please refer to the "POWERLINK IP-Core Generic Documentation" (POWERLINK-IP-Core_Generic.pdf).

2 System-On-a-Programmable-Chip (SOPC) Integration

The POWERLINK IP-Core's "Internal Bus Interface" complies with the Altera Avalon Interface Specification [1], hence there is no extra VHDL wrapper file necessary for converting purpose.

3 Timing Consideration

4 Software Interfacing

5 FPGA Resource Utilization

6 Files

7 Definitions and Abbreviations

AP	Application Processor
BUF	MAC-internal packet buffer
CMD	Command
СМР	Compare Unit
CN	POWERLINK Controlled Node
DPR	Dual Ported RAM
DPRAM	Dual Ported RAM
FF	Flip Flop
FPGA	Field Programmable Gate Array
FSM	Finite State Machine
GUI	Graphical User Interface
IP	Intellectual Property
IRQ	Interrupt Request
MII	Media Independent Interface
MN	POWERLINK Managing Node
PCB	Printed Circuit Board
PCP	Powerlink Communication Processor
PDI	Process Data Interface
PDO	Process Data Object
PReq	Poll Request (POWERLINK frame type)
PRes	Poll Response (POWERLINK frame type)
RD	Read
RDY	Ready
RMII	Reduced Media Independent Interface
RO	Read Only
SDO	Service Data Object
SMI	Serial Management Interface (Ethernet phy register access)
SMP	Simple I/O Port
SoA	Start of Asynchronous (POWERLINK frame type)
SoC	Start of Cyclic (POWERLINK frame type)
SPI	Serial Peripheral Interface
SYNC	Synchronization (Clock Domain Crossing)
WR	Write

8 References

[1] Altera: "Avalon Interface Specification" http://www.altera.com/literature/manual/mnl_avalon_spec.pdf Version 11.0 (May 2011)

9 Figure Index

Fehler! Es konnten keine Einträge für ein Abbildungsverzeichnis gefunden werden.

10 Table Index

Table 1: Versions	
Table 2: Distribution	Fehler! Textmarke nicht definiert
Table 3: Safety notices	2

11 Listing Index

Fehler! Es konnten keine Einträge für ein Abbildungsverzeichnis gefunden werden.

12 Index

D	S	
Distribution2	Safety Notices	2
F	Т	
Figure Index5	Table Index	6
	Table of Contents	3
Introduction4	V	
THE OCCUPATION OF THE PROPERTY	Versions	2
L		
Listing Index7, 8		