



POWERLINK IP-Core

Altera FPGA Documentation

Date: January 4, 2012

Project Number: AT-B0-000002

DRAFT

We reserve the right to change the content of this manual without prior notice. The information contained herein is believed to be accurate as of the date of publication, however, B&R makes no warranty, expressed or implied, with regards to the products or the documentation contained within this document. B&R shall not be liable in the event if incidental or consequential damages in connection with or arising from the furnishing, performance or use of these products. The software names, hardware names and trademarks used in this document are registered by the respective companies.

I Versions

Version	Date	Comment	Edited by
0.1	Dec 14, 2011	First Edition	Zelenka Joerg

Table 1: Versions

II Safety Notices

Safety notices in this document are organized as follows:

Safety notice	Description
Danger!	Disregarding the safety regulations and guidelines can be life-threatening.
Warning!	Disregarding the safety regulations and guidelines can result in severe injury or heavy damage to material.
Caution!	Disregarding the safety regulations and guidelines can result in injury or damage to material.
Information:	Important information used to prevent errors.
Example:	Functionality is described with an example to prevent errors.

Table 2: Safety notices

III Table of Contents

1 Introduction.....	4
2 System-On-a-Programmable-Chip (SOPC) Integration	5
3 Timing Consideration.....	6
4 Software Interfacing (system.h)	7
5 FPGA Resource Utilization	8
6 Files	9
7 Definitions and Abbreviations.....	11
8 References	12
9 Figure Index	13
10 Table Index.....	14
11 Listing Index	15
12 Index	16

1 Introduction

The POWERLINK IP-Core is provided as ready-to-use in Altera Quartus II environment with SOPC version 10.1. This documentation presents the integration of the IP-Core into the SOPC environment, as well as timing considerations and interfacing to the software development environment.

If you require detailed information about the POWERLINK IP-Core itself, please refer to the “POWERLINK IP-Core Generic Documentation” (POWERLINK-IP-Core_Generic.pdf).

DRAFT

2 System-On-a-Programmable-Chip (SOPC) Integration

The POWERLINK IP-Core's "Internal Bus Interface" complies with the Altera Avalon Interface Specification [1], hence there is no extra VHDL wrapper file necessary for converting purpose. The IP-Core is fully compatible to the Avalon Memory Mapped interface, hence it can be used in combination with e.g. Altera Nios II processors.

The SOPC allows easy configuration of the IP-Core, thus the user is able to define parameters depending on the application of the POWERLINK Node. Fig. 1 visualizes the block diagram of the IP-core, emphasizing the interfaces to the POWERLINK Communication Processor (PCP) and to the application with the optional Application Processor (AP).




Fig. 1: POWERLINK IP-Core Block Diagram

3 Timing Consideration

DRAFT

4 Software Interfacing (system.h)

The POWERLINK IP-core is included into an SOPC (Altera) or any other processor environment. In order to provide vital information to the PCP a header file is used (e.g. system.h). The POWERLINK IP-core provides parameters depending on the settings done via the SOPC GUI as listed in Tab. 1. Note that several parameters are described in more detail in Tab. 2.

Tab. 1: System description parameters

Name	Macro	Value
MAC buffer size	MACBUFSIZE	Any integer (0 if PKTLOC = 2)
MAC RX buffer size	MACRXBUFSIZE	Any integer (0 if PKTLOC = 1 or 2)
MAC RX buffers	MACRXBUFFERS	1 ... 16
MAC TX buffer size	MACTXBUFSIZE	Any integer (0 if PKTLOC = 2)
MAC TX buffers	MACTXBUFFERS	Any integer (0 if CONFIG = 5)
Number of PDI RPDOS	PDIRPDOS	1, 2 or 3 (0 if CONFIG = 5)
Number of PDI TPDOS	PDITPDOS	1 (0 if CONFIG = 5)
POWERLINK IP-core configuration	CONFIG	0, 1, ... , 5
AP interface endianness	CONFIGAPENDIAN	0 or 1
Number of phys	PHYCNT	1 or 2
MAC packet buffer location	PKTLOC	0, 1 or 2
Time synchronization feature enable	TIMESYNC	0 or 1 (false or true)
LED feature enable	LEDGADGET	0 or 1 (false or true)
MAC DMA observer feature enable	DMAOBSERVER	0 or 1 (false or true)

Tab. 2: System description parameters, details

Macro	Value	Description
CONFIG	0	Direct I/O (no AP intended)
	1	8bit parallel interface
	2	16bit parallel interface
	3	SPI
	4	Avalon bus
	5	openMAC only (no PDI available)
CONFIGAPENDIAN	0	Little endian
	1	Big endian
PKTLOC	0	TX and RX packets are stored in MAC-internal DPRAM
	1	TX packets are stored in MAC-internal DPRAM, RX buffers are located in system's heap
	2	TX and RX packets are stored in system's heap

5 FPGA Resource Utilization

DRAFT

6 Files

The POWERLINK IP-Core for Altera FPGA is delivered with the necessary VHDL files and the SOPC component description (*_hw.tcl). In Tab. 3 to Tab. 6 the package directories are described.

Information:

It is essential that the package is stored in a subdirectory of your Quartus project. Otherwise SOPC cannot recognize the package, and in addition the mif-directory (Tab. 3) is created incorrectly!

Consider the following path example: \$QUARTUS_PRJ/POWERLINK

Tab. 3: Directory description

Directory name	Description
doc	The doc-directory includes all IP-Core documentation files.
img	In the img-directory images for the GUI in SOPC are stored.
sdc	The sdc-directory provides different timing-constraints file usable for TimeQuest.
src src/lib src/openMAC_DMAmaster	The VHDL-files are stored in the src-directory.
../mif	The mif-directory is created when inserting the POWERLINK IP-core successfully into SOPC. In provides memory initialization files necessary for the IP-core during compilation of Quartus II.

Tab. 4: Documentation file description (doc)

File name	Description
OpenMAC.pdf	The "openMAC & Components Documentation" introduces the IP-Cores openMAC, openFILTER and openHUB, as well as the software drivers (omethlib).
POWERLINK-IP-Core_Altera.pdf	This document.
POWERLINK-IP-Core_Generic.pdf	The "POWERLINK IP-Core Generic Documentation" provides a detailed description of the IP-Core.

Tab. 5: Timing Constraints file description (sdc)

File name	Description
PLK_MII_base.sdc	Defines the timing constraints for MII phys.
PLK_RMII_base.sdc	Defines the timing constraints for RMII phys.
PLK_RMII_base_PARPDI.sdc	Defines the timing constraints for RMII phys and a parallel asynchronous 8/16 bit interface (to the AP).

Tab. 6: VHDL source files (src)

File name	Description
lib/addr_decoder.vhd	Address decoder used in several components of the POWERLINK IP-Core
lib/edge_det.vhd	Component to detect level changes of a signal
lib/memMap.vhd	Package file used in pdi.vhd
lib/req_ack.vhd	Used to generate wait- or acknowledge signals
lib/sync.vhd	Two-stage FF synchronizer
lib/slow2fastSync.vhd	Synchronizer to transfer pulse signals
OpenMAC_Ethernet.vhd	MAC-layer top-level file
OpenFILTER.vhd	RMII filter that prevents distortions to propagate

OpenHUB.vhd	Ethernet hub
OpenMAC.vhd	Media Access Controller with dedicated hardware acceleration for POWERLINK
OpenMAC_16to32conv.vhd	Converter to access with a 32 bit CPU the openMAC register interface
OpenMAC_cmp.vhd	OpenMAC high-resolution timer component
OpenMAC_DMAFifo_Altera.vhd	Dual-clocked FIFO provided to the DMA master implementation
OpenMAC_DMAmaster.vhd	DMA master top-level file
OpenMAC_DMAmaster/dma_handler.vhd	DMA handler sub-component
OpenMAC_DMAmaster/master_handler.vhd	DMA master handler sub-component
OpenMAC_DPR_Altera.vhd	Dual Ported RAM description used in OpenMAC_*.vhd files
OpenMAC_phyAct.vhd	Component to generate phy-activity LED signal
OpenMAC_PHYMI.vhd	Component to configure the phys via SMI
OpenMAC_rmii2mii.vhd	RMII to MII converter
pdi.vhd	Process Data Interface top-level file
pdi_aplrqGen.vhd	Sub-component to generate sync-interrupts to the AP
pdi_controlStatusReg.vhd	Sub-component implementing the Status/Control register
pdi_dpr_Altera.vhd	Dual Ported RAM description used in pdi.vhd
pdi_event.vhd	Sub-component providing hardware supported event handling
pdi_led.vhd	Sub-component providing LED interface
pdi_par.vhd	Asynchronous 8/16 bit parallel interface to AP
pdi_simpleReg.vhd	Sub-component implementing e.g. asynchronous buffer in PDI
pdi_spi.vhd	SPI interface to AP
spi.vhd	SPI slave implementation used by pdi_spi.vhd
spi_sreg.vhd	SPI shift register implementation used by spi.vhd
Pdi_tripleVBufLogic.vhd	Sub-component used to generate triple-buffer management of PDOs
portio.vhd	Direct I/O top-level file
portio_cnt.vhd	Counter for direct I/O data valid signal generator
powerlink.vhd	POWERLINK IP-Core top-level file

Table note: The highlighted rows refer to top-level files.

7 Definitions and Abbreviations

AP	Application Processor
BUF	MAC-internal packet buffer
CMD	Command
CMP	Compare Unit
CN	POWERLINK Controlled Node
DPR	Dual Ported RAM
DPRAM	Dual Ported RAM
FF	Flip Flop
FPGA	Field Programmable Gate Array
FSM	Finite State Machine
GUI	Graphical User Interface
IP	Intellectual Property
IRQ	Interrupt Request
MII	Media Independent Interface
MN	POWERLINK Managing Node
PCB	Printed Circuit Board
PCP	Powerlink Communication Processor
PDI	Process Data Interface
PDO	Process Data Object
PReq	Poll Request (POWERLINK frame type)
PRes	Poll Response (POWERLINK frame type)
RD	Read
RDY	Ready
RMII	Reduced Media Independent Interface
RO	Read Only
SDO	Service Data Object
SMI	Serial Management Interface (Ethernet phy register access)
SMP	Simple I/O Port
SoA	Start of Asynchronous (POWERLINK frame type)
SoC	Start of Cyclic (POWERLINK frame type)
SPI	Serial Peripheral Interface
SYNC	Synchronization (Clock Domain Crossing)
WR	Write

8 References

- [1] Altera: "Avalon Interface Specification"
http://www.altera.com/literature/manual/mnl_avalon_spec.pdf
Version 11.0 (May 2011)

DRAFT

9 Figure Index

Fehler! Es konnten keine Einträge für ein Abbildungsverzeichnis gefunden werden.

DRAFT

10 Table Index

Table 1: Versions.....2

Table 2: Safety notices2

DRAFT

11 Listing Index

Fehler! Es konnten keine Einträge für ein Abbildungsverzeichnis gefunden werden.

DRAFT

12 Index

C	R
C Macro7	References..... 12
D	S
Definitions and Abbreviations11	Safety Notices..... 2
F	System description..... 7
Figure Index.....13	T
I	Table Index 14
Introduction4	Table of Contents..... 3
L	V
Listing Index.....15, 16	Versions..... 2