









Input Capacity Calculation of input capacitor for a Boost Converter like suggested in thicesearch Article:  $\begin{array}{l} C_{boost} \geq D_{max} \ ^{\star} \ ^{\vee} \ / \ (8 \ ^{\star} \ f_{s}^{2} \ ^{\star} \ L_{in} \ ^{\star} \ \Delta V) \\ \geq D_{max} \ ^{\vee} \ (8 \ ^{\star} \ f_{s}^{2} \ ^{\star} \ L_{in} \ ^{\star} \ 0.01) \\ \geq 0.7 \ ^{\vee} \ (8 \ ^{\star} \ (250 \ \text{kHz})^{2} \ ^{\star} \ 200 \ \text{uH} \ ^{\star} \ 0.01) \\ \geq 0.7 \ \text{uF} \end{array}$ Because we have two boost converter in parallel, so the nominal input capacity we need is: Cin, nominal  $\geq$  2 \* Cboost  $\geq$  1.4 uF By using MLCC capacitor we need to consider especially DC Bias, which for example for the CL31B105KCHNNN (1.0uF $_1$ 00V) capacitor is -65% at 60V. Therefore we should design the input capacitance to be at least: Cin ≥ 100/65 \* Cin, nominal ≥ 1.538 \* 1.4 uF ≥ 2.15 uF To compensate for other effects (like temperature, aging ...) and including a little bit of safety margin, we choose:  $Cin = 8 \times 1.0uF_100V$ VDC\_IND--DVDC\_OUT C58 C59 C60 1u\_100V **-** C54 C55 C56 \_\_\_\_ C57 **—** C61 1u\_100V 1u\_100V 1u\_100V 1u\_100V 1u\_100V GND\_IND —DGND\_OUT

> Sheet: /DC-DC/Input Capacity/ File: Input-Capacity.kicad\_sch

Title:

Size: A4 Date: Rev: KiCad E.D.A. 8.0.2 ld: 6/8



