











TPIC8101

SLIS110C - APRIL 2003-REVISED MARCH 2015

TPIC8101 Knock Sensor Interface

1 Features

- · Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results:
 - Device Temperature Grade 1: –40°C to 125°C
 Ambient Operating Temperature Range
 - Device HBM Classification Level 3A
 - Device CDM Classification Level C6
- Dual-Channel Knock Sensor Interface
- Programmable Input Frequency Prescaler (OSCIN)
- Serial Interface With Microprocessor (SPI)
- · Programmable Gain
- Programmable Band-Pass Filter Center Frequency
- External Clock Frequencies up to 24 MHz
 4, 5, 6, 8, 10, 12, 16, 20, and 24 MHz
- Programmable Integrator Time Constants
- Operating Temperature Range -40°C to 125°C

2 Applications

- · Engine Knock Detector Signal Processing
- Analog Signal Processing With Filter Characteristics

3 Description

The TPIC8101 is a dual-channel signal processing IC for detection of premature detonation in combustion engine. The two sensor channels are selectable through the SPI bus. The knock sensor typically provides an electrical signal to the amplifier inputs. sensed signal is processed through a programmable band-pass filter to extract the frequency of interest (engine knock or ping signals). band-pass filter eliminates any background noise associated with combustion. The engine background noise is typically low in amplitude compared to the predetonation noise.

The detected signal is full-wave rectified and integrated by use of the INT/HOLD signal. The digital output from the integration stage is either converted to an analog signal, passed through an output buffer, or be read directly by the SPI.

This analog buffered output may be interfaced to an A/D converter and read by the microprocessor. The digital output may be directly interfaced to the microprocessor.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPIC8101	SOIC (20)	7.50 mm × 12.80 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

1	Features 1		8.2 Functional Block Diagram	
2	Applications 1		8.3 Feature Description	9
3	Description 1		8.4 Device Functional Modes	13
4	Revision History2		8.5 Programming	1
5	Description (continued)3	9	Application and Implementation	10
6	Pin Configuration and Functions		9.1 Application Information	10
-	-		9.2 Typical Application	10
7	Specifications	10	Power Supply Recommendations	19
	7.1 Absolute Maximum Ratings	11	Layout	19
	7.3 Recommended Operating Conditions		11.1 Layout Guidelines	
	7.4 Thermal Information		11.2 Layout Example	19
	7.5 Electrical Characteristics 5	12	Device and Documentation Support	
	7.6 Timing Requirements		12.1 Trademarks	20
	7.7 Typical Characteristics		12.2 Electrostatic Discharge Caution	20
8	Detailed Description 9		12.3 Glossary	20
U	8.1 Overview9	13	Mechanical, Packaging, and Orderable Information	20

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


С	Changes from Revision B (December 2014) to Revision C	Page
•	Added qualification for automotive applications to Features	1
•	Added the ESD Ratings table with HBM and CDM ratings	4
С	Changes from Revision A (May 2005) to Revision B	Page
		raye



5 Description (continued)

The data from the A/D enables the system to analyze the amount of retard timing for the next spark ignition timing cycle. With the microprocessor closed-loop system, advancing and retarding the spark timing optimizes the load/RPM conditions for a particular engine (data stored in RAM).

6 Pin Configuration and Functions



Pin Functions

PIN		TYPE	DESCRIPTION	
NAME	NO.	(PULLUP/PULLDOWN)	DESCRIPTION	
VDD	1	1	5-V input supply	
GND	2	1	Ground connection	
Vref	3	0	Supply reference generator with external bypass capacitor	
OUT	4	0	Buffered integrator output	
NC ⁽¹⁾ — No connection		No connection		
6 No connection		NO CONNECTION		
INT/HOLD	7	I (pulldown)	Selectable for integrate (high) or hold (low) mode (with internal pulldown)	
CS	8	I (pullup)	Chip select for SPI communications (active low with internal pullup)	
XIN	9	I	Inverter input for oscillator	
XOUT	10	0	Inverter output for oscillator	
SDO	11	0	Serial data output for SPI bus	
SDI	12	I (pullup)	Serial data input line	
SCLK	13	I (pullup)	SPI clock	
TEST	14	I (pullup)	Test mode (active low), open for normal operation	
CH2P	15	1	Positive input for amplifier 2	
CH2N	16	I	Negative input for amplifier 2	
CH2FB	17	0	Output of amplifier 2, for feedback connection	
CH1FB	18	0	Output of amplifier 1, for feedback connection	
CH1N	19	I	Negative input for amplifier 1	
CH1P	20	I	Positive input for amplifier 1	

⁽¹⁾ These terminals are to be used for test purposes only and are not connected in the system application. No signal traces should be connected to the NC terminals.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V_{DD}	Regulated input voltage (2)(3)	-0.3	7	V
Vo	Output voltage (2)(3)	-0.3	7	V
V_{IN}	Input voltage (2)(3)	-0.3	7	V
I _{IN}	DC input current on terminals CH1P, CH1N, CH2P, and CH2N ⁽²⁾⁽³⁾		2	mA
V_{DCIN}	DC input voltage on terminals CH1P, CH1N, CH2P and CH2N ⁽²⁾⁽³⁾		14	V
$R_{\theta JA}$	Junction-to-ambient thermal impedance		120	°C/W
P_D	Continuous power dissipation		200	mW
T _A	Operating ambient temperature	-40	125	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Flootootetionicalian	Human-body model (HBM) ⁽¹⁾	4000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM)	1500	V

⁽¹⁾ The human body model is a 100-pF capacitor discharged through a 1.5-k Ω resistor into each terminal.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{DD}	Regulated input voltage	-0.3	5.5	V
V_{O}	Output voltage	-0.3	5.5	V
V_{IN}	Input voltage	0.05	V _{DD} - 0.05	V
I _{IN}	DC input current on terminals CH1P, CH1N, CH2P, and CH2N	-1	1	μΑ
V_{DCIN}	DC input voltage on terminals CH1P, CH1N, CH2P, and CH2N		Vref, (V _{DD} / 2)	V
P_D	Continuous power dissipation		100	mW

7.4 Thermal Information

		TPIC8101	
	THERMAL METRIC ⁽¹⁾	DW [SOIC]	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	66.2	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	29.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	34.4	°C/W
Ψлт	Junction-to-top characterization parameter	7.1	
ΨЈВ	Junction-to-board characterization parameter	33.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ All voltage values are with respect to GND.

⁽³⁾ Absolute negative voltage on these terminals is not to go < -0.5 V.



7.5 Electrical Characteristics

 $V_{DD} = 5 \text{ V} \pm 5\%$, input frequency before prescaler = 4 to 20 MHz ($\pm 0.5\%$), $T_A = -40^{\circ}\text{C}$ to 125°C (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{DD(Q)}	Quiescent current	V _{DD} = 5 V		7.5		mA
I _{DD(OP)}	Operating current	V _{DD} = 5 V, XIN = 8 MHz			20	mA
V _{mid0}	Midpoint voltage	V _{DD} = 5 V, I _{Source} = 2 mA	2.3	2.5	2.55	V
V _{mid1}	Midpoint voltage	V _{DD} = 5 V, I _{Sink} = 2 mA	2.4	2.5	2.7	V
V _{mid2}	Midpoint voltage	$V_{DD} = 5 \text{ V}, I_{L} = 0 \text{ mA}$	2.4	2.5	2.6	V
Rpull0	Internal pullup resistor $\overline{\text{CS}}$, SDI, SCLK, $\overline{\text{TEST}}$	V _{IN} = GND	30			kΩ
Rpull1	Internal pulldown resistor INT/HOLD	V _{IN} = VDD	20			kΩ
I _{lkg}	Input leakage current CS, SDI, SCLK, INT/HOLD, TEST	Measured at GND and V_{DD} , $V_{DD} = 5.5 \text{ V} = V_{IN}$			±3	μΑ
V _{IL}	Low-level input voltage INT/HOLD, CS, TEST, SDI, SCLK				30% of V _{DD}	
V_{IH}	High-level input voltage INT/HOLD, CS, TEST, SDI, SCLK		70% of V _{DD}			
V _{OL}	Low-level output voltage SDO	$I_{Sink} = 4 \text{ mA}, V_{DD} = 5V$			0.7	V
V _{OH}	High-level output voltage SDO	$I_{Source} = 100 \mu A, V_{DD} = 5 V$	4.4			V
I _{lkg(OL)}	Low-level leakage current SDO	Measured at GND and $V_{DD} = 5 \text{ V}$, SDO in high impedance	-10		10	μΑ
V _{OL(XOUT)}	Low-level output voltage	$I_{Sink} = 500 \ \mu A, \ V_{DD} = 4.5 \ V$			1.5	V
V _{OH(XOUT}	High-level output voltage	I _{Source} = 500 μA, V _{DD} = 5 V	4.4			V
V _{hyst}	Hysteresis voltage INT/HOLD, $\overline{\text{CS}}$, XIN, SDI, SCLK, $\overline{\text{TEST}}$		0.4			V
INPUT AN	IPLIFIERS				*	
v. (1)	CH1FB and CH2FB high-level output	V _{DD} = 5 V, I _{Source} = 100 μA	V _{DD} - 0.05	V _{DD} - 0.02		
V _{OH} ⁽¹⁾	voltage	V _{DD} = 5 V, I _{Source} = 2 mA	V _{DD} - 0.5			V
v. (1)	CH1FB and CH2FB low-level output	I _{Sink} = 100 μA		15	50	.,
V _{OL} ⁽¹⁾	voltage	I _{Sink} = 2 mA			500	mV
C _{ATTEN}	Cross-coupling attenuation CH1FB and CH2FB	$f_{\text{in}} \max_{(\text{ch1})} = 20 \text{ kHz}, \text{ measured on channel 2}$	40			dB
Av	Open-loop gain		60	100		dB
G _{BW}	Gain bandwidth product	Input range 0.5 to 4.5 V	1	2.6		MHz
V _{IN}	Input voltage range		0.05		V _{DD} - 0.05	V
V _(offset)	Offset voltage at input		-10		10	mV
CMRR	Common-mode rejection ratio	Inputs at $V_{mid} f_{in} = 0$ to 20 kHz	60	80		dB
PM	Phase margin	Gain = 1, C_L = 200 pF, R_L = 100 k Ω	45			0
PRESCAL	<u> </u>		<u>I</u>			
V _{OSC}	Minimum input peak amplitude ⁽¹⁾	$V_{\rm DD} = V_{\rm min}$, oscillator inverter biased feedback resistor 1 M Ω , $f_{\rm osc} = 24$ MHz	150			mV
C _{IN}	Input capacitance	Assured by design			7	pF
I _{lkg(XIN)}	Leakage current		-1		1	μA
MULTIPLI	EXER					-
C _{ATTEN}	Cross-coupling attenuation (assured by design)	$f_{\text{in}} \max_{(\text{ch1})} = 20 \text{ kHz}, \text{ measured on channel 2}$	40			dB
	- /		I			

^{(1) 150-}mV input amplitude on the 4-MHz clock input only applies if the feedback network is completed. Without the feedback network, the 4-MHz signal should be at 0- to 5-V levels.



Electrical Characteristics (continued)

 $V_{DD} = 5 \text{ V} \pm 5\%$, input frequency before prescaler = 4 to 20 MHz ($\pm 0.5\%$), $T_A = -40^{\circ}\text{C}$ to 125°C (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANTI-AL	IASING FILTER					
$f_{c}^{(2)}$	Cut-off frequency at -3 dB		35	45	55	kHz
BW	Response 1 to 20 kHz referenced to 1 kHz	70-mV RMS, input: CH1FB or CH2FB, output: OUT	-1	-0.5	1	dB
ATTEN	Attenuation at 100 kHz referenced to 1 kHz	70-mV RMS, input: CH1FB or CH2FB, output: OUT	-10	-15		dB
ANALOG	G-TO-DIGITAL CONVERTER					
$f_{\mathtt{S}}$	Sampling frequency	For all frequencies stated	198	200	202	kHz
AR	Analog resolution		10			bit
ADNL	Differential linearity error (DNL)			1		bit
AINL	Linearity error (INL)			1		bit
DIGITAL	-TO-ANALOG CONVERTER					
$f_{s(DA)}$	Sampling frequency		198	200	202	kHz
DR	Resolution at 200 kHz		10			bit
DDNL	Differential linearity error (DNL)	(Vreset < DACout < 0.98 V _{DD})	-1		1	LSB
DINL	Linearity error (INL)	(Vreset < DACout < 0.98 V _{DD})	-2.5		2.5	LSB
DRNIL	Repeatability (for characterization purposes only)		-1		1	LSB
OUTPUT	BUFFER					
V _{OH}	High-level output voltage	V _{DD} = 5 V, I _{Source} = 2 mA	V _{DD} - 0.2	V _{DD} – 0.15		V
V _{OL}	Low-level output voltage	$V_{DD} = 5 \text{ V}, I_{Sink} = 2 \text{ mA}$		120	175	mV
Av	Open-loop gain	$I_O = \pm 2 \text{ mA}$	60	100		dB
G	Output gain	I _O = ±2 mA		1		
V _{ripple}	Ripple voltage	$C_L = 0$ to 22 nF, max slew rate, 12 mV/µs from Vreset to 4 V			10	mV
t _s	Settling time	C _L = 0 to 22 nF, max slew rate, 12 mV/µs from Vreset to 4 V, output: ±0.5 LSB			20	μs

⁽²⁾ f_c is programmable (see Table 3).



7.6 Timing Requirements

 V_{DD} = 5 V ±5%, T_A = -40°C to 125°C (unless otherwise specified)

		MIN	NOM	MAX	UNIT
f_{SPI}	SPI frequency			5	MHz
t1	Time from CS falling edge to SCLK rising edge	10			ns
t2	Time from CS falling edge to SCLK falling edge	80			ns
t3	Time for SCLK to go high	60			ns
t4	Time for SCLK to go low	60			ns
t5	Time from last SCLK falling edge to CS rising edge	80			ns
t6	Time from SDI valid to falling edge of SCLK	60			ns
t7	Time for SDI valid after falling edge of SCLK	10			ns
t8	Time after CS rises until INT/HOLD to go high	8			ns
t9	Time between two words for transmitting	170			ns
t10	Time for SDO valid after SDI on bus, at $V_{DD} = 5 \text{ V}$ and load = 20 pF			40	ns





Figure 1. Serial Peripheral Interface (SPI)



7.7 Typical Characteristics






8 Detailed Description

8.1 Overview

The TPIC8101 is designed for knock sensor signal conditioning in automotive applications. The device is an analog interface between the engine acoustical sensors or accelerometers and the fuel management systems of a gasoline engine. The two wide-band amplifiers process signals from the piezoelectric sensors. Outputs of the amplifiers feed a channel select MUX switch and then a third-order antialiasing filter. This signal is converted using an analog-to-digital conversion (10 bits with a sampling frequency of 200 kHz) prior to the gain stage.

8.2 Functional Block Diagram



8.3 Feature Description

The gain stage is adjustable through the SPI to compensate for the knock energies. The gain setting is selectable up to 64 values ranging from 0.111 to 2.0.

The output of the gain stage feeds a band-pass filter circuit to process the particular frequency component associated with the engine and transducer.

The band-pass filter has a gain of two and a center frequency range between 1.22 and 19.98 kHz (64-bit selection). The output from this stage is internally clamped.

The output from the band-pass filter is full-wave rectified with its output clamped below V_{DD}.

Feature Description (continued)

The full-wave rectified signals are integrated using an integrator time constant set by the SPI and integration time window set by the pulse duration of INT/HOLD. At the start of each knock window, the integrator output is reset. The output of the integrator is internally clamped and the digital output may be directly interfaced to the microprocessor.

The integrated signal is converted to an analog format by a 10-bit DAC. The microprocessor may interface to this signal, read this data, and adjust the spark ignition timing to optimize fuel efficiency related to load versus engine RPM.

8.3.1 Functional Terminal Description

8.3.1.1 Supply Voltage (V_{DD})

The V_{DD} terminal is the input supply for the IC, typically 5-V ±5% tolerant. A noise filter capacitor of 4.7 μ F (typical) is required on this terminal to ensure stability of the internal circuits.

8.3.1.2 Ground (GND)

The GND terminal is connected to the system ground rail.

8.3.1.3 Reference Supply (V_{ref})

The V_{ref} is an internally generated supply reference voltage for biasing the amplifier inputs. The terminal is used to decouple any noise in the system by placing an external capacitor of 22 nF (typical).

8.3.1.4 Buffered Integrator Output (OUT)

The OUT terminal is the output of the integrated signal. This is an analog signal interfaced to the microprocessor A/D channel for data acquisition. A capacitor of 2.2 nF is used to stabilize the signal output.

8.3.1.5 Integration/Hold Mode Selection (INT/HOLD)

The INT/HOLD is an input control signal from the microprocessor to select either to integrate the sensed signal or to hold the data for acquisition. There is an internal pulldown on this terminal (default HOLD mode).

8.3.1.6 Chip Select for SPI (CS)

The $\overline{\text{CS}}$ terminal allows serial communication to the IC through the SPI from a master controller. The chip select is active low with an internal pullup (default inactive).

8.3.1.7 Oscillator Input (XIN)

The XIN terminal is the input to the inverter used for the oscillator circuit. An external clock signal from the MCU, crystal, or ceramic resonator is configured with resistors and capacitors. To bias the inverter, place a resistor (1 $M\Omega$ typical) across XIN and XOUT.

This clock signal is prescaled to set the internal sampling frequency of the A/D converter.

8.3.1.8 Oscillator Output (XOUT)

The XOUT terminal is the output of the inverter used for the oscillator circuit.

8.3.1.9 Data Output (SDO)

The SDO output is the SPI data bus reporting information back to the microprocessor. This is a tri-state output with the output set to high-impedance mode when \overline{CS} is pulled to V_{DD} . The high-impedance state can also be programmed by setting a bit in the prescale word, which takes precedence over the \overline{CS} setting. The output is disabled when the CS terminal is pulled high (V_{DD}) .

8.3.1.10 Data Input (SDI)

The SDI terminal is the communication interface for data transfer between the master and slave components. The SDI has an internal pullup to V_{DD} ; the data stream is in 8-bit word format.



Feature Description (continued)

8.3.1.11 Serial Clock (SCLK)

The SCLK output signal is used for synchronous communication of data. Typically, the output from the master clock is low with the IC having an internal pullup resistor to V_{DD} . The data is clocked to the internal shift register on the falling clock edge.

8.3.1.12 Test (TEST)

The $\overline{\text{TEST}}$ terminal, when pulled low, allows the IC to enter the test mode. During normal operation, this terminal is left open or tied high (V_{DD}). There is an internal pullup to V_{DD} (default).

8.3.1.13 Feedback Output for Amplifiers (CH1FB and CH2FB)


The CHXFB are amplifier outputs for the sensor signals. The gain of the respective amplifiers is set using the CHXFB and CHX input terminals (see Figure 1).

8.3.1.14 Input Amplifiers (CH1P, CH1N, CH2P, and CH2N)

CH1P, CH1N, CH2P, and CH2N are the inputs for the two amplifiers which interface to the external knock sensors.

The gain is set by external resistors R1 and R2. The inputs and outputs of the amplifier are rail-to-rail compatible to the supply V_{DD} .

An internal multiplexer selects the desired sensor signal to process, which is programmable through the SPI.



NOTE: The series capacitor C is not mandatory and may be removed in some application circuits

Figure 4. Input Signal Configuration

8.3.2 Timing Information

This is an 8-bit SPI protocol used to communicate with the microcontroller in the system for setting various operating parameters.

When CS is held high, the signals on the SCLK and SDI lines are ignored and SDO is forced into a high-impedance state. SCLK must be low when CS is asserted low.

On each falling edge of the SCLK pulse after $\overline{\text{CS}}$ is asserted low, the new byte is serially shifted into the register. The most significant bit (MSB) is shifted first. Only eight bits in a frame are acceptable. When a number of bits shifted varies from the value eight, the information is ignored and the register retains the old setting.



Feature Description (continued)

The shift register transfers the data into a latch register after the eighth SCLK clock pulse and when $\overline{\text{CS}}$ transitions from low to high (see Figure 1).

The function of the integration mode is to ignore any SPI frame transmission when the INT/HOLD bit = 1. In the hold mode with INT/HOLD = 0, all necessary bytes may be transmitted.

8.4 Device Functional Modes

8.4.1 System Transfer Equation

The output voltage may be derived from:

$$V_{O} = V_{IN} \times A_{IN} \times A_{P} \times A_{BP} \times A_{INT} \times \frac{t_{INT}}{\tau_{C}} \times A_{O} + V_{RESET}$$

where

- V_{IN} = Input voltage peak (amplitude)
- V_O = Output voltage
- A_{IN} = Input amplifier gain setting
- A_P = Programmable gain setting
- A_{BP} = Gain of band-pass filter
- A_{INT} = Gain of integrator
- t_{INT} = Integration time from 0.5 to 10 ms
- A_O = Output buffer gain
- T_C = Programmable integrator time constant
- V_{RESET} = Reset voltage from which the integration operation starts

If $A_{BP} = A_{INT} = 2$ and $A_{IN} = A_{O} = 1$, then:

$$V_{O} = V_{IN} \times A_{P} \times \frac{8}{\Pi} \times \frac{t_{INT}}{\tau_{C}} + V_{RESET}$$
(2)

8.4.2 Programming in Normal Mode ($\overline{TEST} = 1$)

To enable programming in the normal mode, the TEST terminal must be high. Communication is through the SPI and the CS terminal is used to enable the IC. The information on the SDI line consists of two parts: address and data.

After power up, the SPI is in default mode (see Table 1).

8.4.3 Default SPI Mode

The SPI is in the default mode on the power-up sequence. In this case, the SDO directly equals the SDI (echo function). In this mode, five commands can be transmitted by the master controller to configure the IC (see Table 1).



Device Functional Modes (continued)

Table 1. Default SPI Mode

NO.	Code	Command (t)	Data	Response (t)
D[4:1] = 0		OSC _{IN} frequency D[4:1] = 0000 → 4 MHz D[4:1] = 0001 → 5 MHz D[4:1] = 0010 → 6 MHz D[4:1] = 0011 → 8 MHz D[4:1] = 0100 → 10 MHz D[4:1] = 0101 → 12 MHz D[4:1] = 0110 → 16 MHz D[4:1] = 0111 → 20 MHz D[4:1] = 1000 → 24 MHz D[0] = 0 → SDO active	SDI (010 D[4:0])	
2	1110 000 D[0]	Select the channel	$D[1] = 1 \rightarrow SDO$ high impedance $D[0] = 0 \rightarrow Channel 1$ selected $D[1] = 1 \rightarrow Channel 2$ selected	SDI (1110 000 D[0])
3	00 D[5:0]	Set the band-pass center frequency	D[5:0] (see Table 3)	SDI (00 D[5:0])
4	10 D[5:0]	Set the gain	D[5:0] (see Table 3)	SDI (10 D[5:0])
5	110 D[4:0]	Set the integration time constant	D[4:0] (see Table 3)	SDI (100 D[4:0])
6	0111 0001	Set SPI configuration to the advanced mode ⁽¹⁾	None	SDI (0111 0001)

⁽¹⁾ Command number 6 is to enter into the advanced mode.

8.4.4 Advanced SPI Mode

The advanced SPI mode has additional features to the default SPI mode. A control byte is written to the SDI and shifted with the MSB first. The response byte on the SDO is shifted out with the MSB first. The response byte corresponds to the previous command. Therefore, the SDI shifts in a control byte n and shifts out a response command byte n-1. Each control/response pair of commands requires two full 8-bit shift cycles to complete a transmission. Table 2 shows the control bytes with the expected response.

In the advanced SPI mode, only a power-down condition may reset the SPI mode to the default state on the subsequent power-up cycle.

Table 2. Advanced SPI Mode Control Bytes and Expected Response

NO.	Code	Command (t)	Data	Response (t)
1	010 D[4:0]	Set the prescaler and SDO status	$\begin{array}{c} \text{OSC}_{\text{IN}} \text{ frequency} \\ \text{D[4:1]} = 0000 \to 4 \text{ MHz} \\ \text{D[4:1]} = 0001 \to 5 \text{ MHz} \\ \text{D[4:1]} = 0010 \to 6 \text{ MHz} \\ \text{D[4:1]} = 0011 \to 8 \text{ MHz} \\ \text{D[4:1]} = 0011 \to 8 \text{ MHz} \\ \text{D[4:1]} = 0100 \to 10 \text{ MHz} \\ \text{D[4:1]} = 0101 \to 12 \text{ MHz} \\ \text{D[4:1]} = 0110 \to 16 \text{ MHz} \\ \text{D[4:1]} = 0111 \to 20 \text{ MHz} \\ \text{D[4:1]} = 0111 \to 20 \text{ MHz} \\ \text{D[4:1]} = 1000 \to 24 \text{ MHz} \\ \text{D[0]} = 0 \to \text{SDO} \text{ active} \\ \text{D[1]} = 1 \to \text{SDO} \text{ high impedance} \\ \end{array}$	Byte 1 (D7 to D0) of the digital integrator output
2	1110 000 D[0]	Select the channel	channel $D[0] = 0 \rightarrow Channel 1 selected$ $D[1] = 1 \rightarrow Channel 2 selected$	
3	00 D[5:0]	Set the band-pass center frequency	D[5:0] (see Table 3)	Byte 1 (MSB) of the 00000001
4	10 D[5:0]	Set the gain	D[5:0] (see Table 3)	Byte 2 (LSB) 11100000
5	110 D[4:0]	Set the integration time constant	D[4:0] (see Table 3)	SPI configuration (MSB) 01110001(LSB)



Table 2. Advanced SPI Mode Control Bytes and Expected Response (continued)

NO.	Code	Command (t)	Data	Response (t)		
6	0111 0001	Set SPI configuration to the advanced mode	None	Inverted SPI configuration (MSB)10001110(LSB)		

8.4.5 Digital Data Output from the TPIC8101

Digital output:

- Digital integrator output (10 bits, D[9:0])
- First response byte (MSB): 8 bits for D7 to D0 of the integrator output
- Second response byte (LSB): 2 bits for D9 to D8 of the integrator output followed by six zeros

8.5 Programming

Table 3. Integrator Programming

Decimal Value (D4:D0)	Integrator Time Constant (µs)	Band-Pass Frequency (kHz)	Gain	Decimal Value (D5:D0)	Band-Pass Frequency (kHz)	Gain	
0	40	1.22	2	32	4.95	0.421	
1	45	1.26	1.882	33	5.12	0.4	
2	50	1.31	1.778	34	5.29	0.381	
3	55	1.35	1.684	35	5.48	0.364	
4	60	1.4	1.6	36	5.68	0.348	
5	65	1.45	1.523	37	5.9	0.333	
6	70	1.51	1.455	38	6.12	0.32	
7	75	1.57	1.391	39	6.37	0.308	
8	80	1.63	1.333	40	6.64	0.296	
9	90	1.71	1.28	41	6.94	0.286	
10	100	1.78	1.231	42	7.27	0.276	
11	110	1.87	1.185	43	7.63	0.267	
12	120	1.96	1.143	44	8.02	0.258	
13	130	2.07	1.063	45	8.46	0.25	
14	14 140		1	46	8.95	0.236	
15	15 150		0.944	47	9.5	0.222	
16	160	2.46	0.895	48	10.12	0.211	
17	180	2.54	0.85	49	10.46	0.2	
18	200	2.62	0.81	50	10.83	0.19	
19	220	2.71	0.773	51	11.22	0.182	
20	240	2.81	0.739	52	11.65	0.174	
21	260	2.92	0.708	53	12.1	0.167	
22	280	3.03	0.68	54	12.6	0.16	
23	300	3.15	0.654	55	13.14	0.154	
24	320	3.28	0.63	56	13.72	0.148	
25	360	3.43	0.607	57	14.36	0.143	
26	400	3.59	0.586	58	15.07	0.138	
27	440	3.76	0.567	59	15.84	0.133	
28	480	3.95	0.548	60	16.71	0.129	
29	520	4.16	0.5	61	17.67	0.125	
30	560	4.39	0.471	62	18.76	0.118	
31	600	4.66	0.444	63	19.98	0.111	

Product Folder Links: TPIC8101

Copyright © 2003–2015, Texas Instruments Incorporated



8.5.1 Programming Examples

- Prescaler/SDO status:
 - 01000101 programs an input frequency of 6 MHz with SDO terminal in high impedance.
- Channel selection:
 - 1110001 selects channel 2.
- Band-pass frequency:
 - 00100111 programs a band-pass filter with center frequency of 6.37 kHz.
- · Gain control:
 - 10010100 programs the gain with attenuation of 0.739.
- Integrator time constant:
 - 11000011 programs integrator time constant of 55 μs. Table 1 through Table 3 show the binary values.

8.5.2 Programming in TEST Mode ($\overline{TEST} = 0$)

To enter test mode, the $\overline{\text{TEST}}$ terminal must be low. See Table 4 for the signal that may be accessed in this mode.

Table 4. Programming in TEST Mode

NO.	Test Description	SDI Command MSB, LSB	Response	Description
T1	AAF individual test	1111, 0000	ADC clock	Deactivates the input and output operational amplifiers AAF input connected to CH1FB terminal AAF output connected to OUT terminal
T2	In-line test to AAF output	1111, 0000	None	Deactivates the output operational amplifier AAF output connected to OUT terminal
Т3	Output buffer individual test	1111, 0010	None	Opens the feedback loop of the output buffer and deactivates the input operational amplifier and AAF CH1FB connected to positive input terminal of operational amplifier CH2FB connected to negative input terminal of operational amplifier
T4	ADC/DAC individual test (with the output buffer)	1111, 0011	ADC data	Deactivates the input operational amplifiers and AAF INT/HOLD = ADC_Sync OSCIN = ADC_SCLK DAC shifted in from SDI terminal
T5	ADC/DAC individual test (without the output buffer)	1111, 0100	ADC data	Deactivates the input operational amplifiers, AAF, and output buffer INT/HOLD = ADC_Sync OSCIN = ADC_SCLK DAC is shifted in from SDI terminal
Т6	In-line test to ADC output	1111, 0011	ADC data	INT/HOLD = ADC_Sync OSCIN = ADC_SCLK DAC shifted in from SDI terminal
Т7	Reading of digital clamp flag			Implies command number 6 (advanced SPI mode) $D[0]: \text{ Gain stage clamp status}$ $D[1]: \text{ BPF stage clamp status}$ $D[2]: \text{ INT stage clamp status}$ $D = 0 \rightarrow \text{No clamp activated}$ $D = 1 \rightarrow \text{Clamp activated}$



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPIC8101 can interface with one or two flat type or resonant knock sense elements. Flat type (non-resonant) sensors have a wider frequency bandwidth than resonant type sensors. A microprocessor must also interface with the TPIC8101 as shown in Figure 5. The microprocessor may sample the output data either through SPI or by sampling the analog OUT signal.

9.2 Typical Application




Figure 5. Application Schematic

9.2.1 Design Requirements

After the knock sense element and the microprocessor are chosen, the designer can choose the TPIC8101 settings. The settings that must be programmed through SPI are: $f_{\rm bp}$, $f_{\rm osc}$, $A_{\rm P}$, $\tau_{\rm C}$, and channel. If the analog output is used, then the INT/HOLD signal must be supplied by the microprocessor.

The input amplifier gain (A_{IN}) is typically set to 1 by setting R1 = R2. R1 and R2 should be chosen to be greater than 25 k Ω .



Typical Application (continued)

Table 5. System Design Constraints

PARAMETER	CONSTRAINT	VALUE FOR DESIGN EXAMPLE	
V _{IN}	Amplitude of input signal from knock sensor; determined by knock sensor specification	300 mVpp	
f_{bp}	Bandpass center frequency; determined by knock sensor specification	7.3 kHz	
$f_{ ext{osc}}$	Oscillator frequency; determined by microprocessor	6 MHz	
t _{INT}	Integration window; determined by system specification. This is half the period of the INT/HOLD signal (when using a 50% duty cycle) which is generated by the microprocessor.	3 ms	
V _{OUT}	Maximum voltage on the OUT pin for the maximum V _{IN}	4.5 V	

9.2.2 Detailed Design Procedure

Design parameters to set:

AIN: Input amplifier gain, typically set to 1

A_P: Programmable gain

τ_C: Integration time constant

Design equations:

$$A_{IN} = \frac{R2}{R1} \tag{3}$$

$$\tau_{C} = \frac{t_{INT}}{2 \times \pi \times V_{OUT}} \tag{4}$$

Use Equation 2 to solve for A_P:

$$A_{P} = (\frac{\pi}{8}) \times \tau_{C} \times \frac{V_{OUT} - V_{RESET}}{V_{IN} \times t_{INT}}$$
(5)

For this design example, use the parameters specified in Table 5. This example is for a resonant knock sensor.

Using Equation 4:

$$\tau_C = \frac{3 \text{ ms}}{2 \times \pi \times 4.5} = 106 \text{ } \mu\text{s} \tag{6}$$

Using Equation 5:

$$A_{P} = (\frac{\pi}{8}) \times (106 \text{ } \mu\text{s}) \times \frac{4.5 \text{ } V - 0.125 \text{ } V}{(0.15 \text{ } V) \times (3 \text{ } m\text{s})}$$
(7)

 $A_{P} = 0.38$

Table 6 lists the parameters to program.

Table 6. Parameters to Program

Doromotor	Calculated Value	Programmed	Co	de	SPI	
Parameter	Calculated value	Value	DEC HEX		SPI	
Oscillator	6 MHz	6 MHz			1000010	
Channel	1	1			11100000	
f_{CO}	7.3 kHz	7.27 kHz	42	2A	101010	
A _P	0.38	0.381	34	22	10100010	
т _С	106 µs	100 µs	10	0A	10001010	



Figure 6 shows the input and output signals for this design example.

For a resonant knock sensor (as in the design example), the center frequency of the bandpass filter is set to the resonant frequency of the knock sensor. For a flat-type knock sensor, the bandpass filter design equation can be used to determine where the center frequency should be set.

The transfer function of the biquadratic bandpass IIR filter is:

$$H_{BP}(z) = G_{BP} \times \frac{b_0 + b_2 \times z^{-2}}{a_0 + a_1 \times z^{-1} + a_2 \times z^{-2}}$$

With
$$b_0 = \alpha$$
, $b_2 = -\alpha$, $a_0 = 1 + \alpha$, $a_1 = -2 \times \cos(\omega)$, $a_2 = 1 - \alpha$, $\alpha = \frac{\sin(\omega)}{2 \times Q}$

$$\omega = 2 \times \pi \times \frac{f_{center}}{f_{sampling}}$$
, $Q = \frac{f_{center}}{f_{c2} - f_{c1}}$, and $G(f_{c2}) = G(f_{c1}) = G(f_{center}) - 3 dB$
(8)

With
$$G_{BP} = 2$$
, $Q = 2.3$ (9)

9.2.3 Application Curve




Figure 6. TPIC8101 Waveform

Submit Documentation Feedback



10 Power Supply Recommendations

A 5-V ±0.25 V power supply should be used to power the TPIC8101. It can operate on 5 V ±0.5 V; however, the electrical characteristics are not specified in that case. The maximum operating current consumption is 20 mA.

11 Layout

11.1 Layout Guidelines

The layout of the TPIC8101 can be routed as a two layer board, with the top layer primarily used for routing signals and the second layer used primarily as a ground plane.

The capacitors on VDD and VREF should be kept close to their respective pins and tie immediately through vias to ground. VREF should be connected to CH1P and CH2P in as tight a loop as possible. It can be routed on the second layer if necessary.

The resistor between Ch1N and CH1FB and CH2N and CH2FB should be kept close to the respective pins. The rest of the input signal chain should be routed cleanly to avoid noise interference.

The filter on XIN and XOUT for the input clock should be kept close to the XIN and XOUT pins.

11.2 Layout Example




Figure 7. PCB Layout Example



12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPIC8101

Copyright © 2003-2015, Texas Instruments Incorporated

www.ti.com 7-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TPIC8101DW	Obsolete	Production	SOIC (DW) 20	-	-	Call TI	Call TI	-40 to 125	TPIC8101DW
TPIC8101DWR	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR/ Level-1-235C-UNLIM	-40 to 125	TPIC8101DW
TPIC8101DWR.A	Active	Production	SOIC (DW) 20	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR/ Level-1-235C-UNLIM	-40 to 125	TPIC8101DW

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPIC8101DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPIC8101DWR	SOIC	DW	20	2000	350.0	350.0	43.0	



SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated