

No distribution allowed

IMX662 Register Map(I2C)

Address and setting value is
 : It is set t
Software
 : It is nece
For empty part, use it by an
* Set register STANDBY(Addi

The register settings are con
DOL AppNote rev 2.0 and Cl

SSS
IS Business Div.

Sony Semiconductor Solutio
prior notice.

		RegisterName
Address	bit	
3000h	0	STANDBY
	1	-
	2	-
	3	-
	4	-
	5	-
	6	-
	7	-
3001h	0	REGHOLD
	1	-
	2	-
	3	-
	4	-
	5	-
	6	-
	7	-
3002h	0	XMSTA
	1	-
	2	-
	3	-

	4	-
	5	-
	6	-
	7	-
3014h	0	INCK_SEL [3:0]
	1	
	2	
	3	
	4	-
	5	-
	6	-
	7	-
3015h	0	DATARATE_SEL [3:0]
	1	
	2	
	3	
	4	-
	5	-
	6	-
	7	-
3018h	0	WINMODE[3:0]
	1	
	2	
	3	
	4	-
	5	-
	6	-
	7	-
301Ah	0	WDMODE
	1	
	2	
	3	
	4	
	5	
	6	
	7	
301Bh	0	ADDMODE [1:0]
	1	
	2	-
	3	-
	4	-
	5	-
	6	-
	7	-
301Ch	0	THIN_V_EN
	1	
	2	
	3	
	4	
	5	
	6	

	7	
301Eh	0	VCMODE
	1	
	2	
	3	
	4	
	5	
	6	
	7	
3020h	0	HREVERSE
	1	-
	2	-
	3	-
	4	-
	5	-
	6	-
	7	-
3021h	0	VREVERSE
	1	-
	2	-
	3	-
	4	-
	5	-
	6	-
	7	-
3022h	0	ADBIT
	1	
	2	-
	3	-
	4	-
	5	-
	6	-
	7	-
3023h	0	MDBIT
	1	-
	2	-
	3	-
	4	-
	5	-
	6	-
	7	-
3028h	0	
	1	
	2	
	3	
	4	
	5	
	6	
	7	
3029h	0	VMAX [19:0]
	1	
	2	
	3	

3029h	4	
	5	
	6	
	7	
302Ah	0	
	1	
	2	
	3	
	4	-
	5	-
	6	-
302Ch	7	-
	0	HMAX [15:0]
	1	
	2	
	3	
	4	
	5	
	6	
302Dh	7	
	0	
	1	
	2	
	3	
	4	
	5	
	6	
3030h	7	
	0	FDG_SEL0 [1:0]
	1	
	2	-
	3	-
	4	-
	5	-
	6	-
3031h	7	-
	0	FDG_SEL1 [1:0]
	1	
	2	-
	3	-
	4	-
	5	-
	6	-
3032h	7	-
	0	FDG_SEL2 [1:0]
	1	
	2	-
	3	-
	4	-
	5	-
	6	-
	7	-

303Ch	0	PIX_HST [12:0]
	1	
	2	
	3	
	4	
	5	
	6	
	7	
303Dh	0	
	1	
	2	
	3	
	4	
	5	
	6	
	7	
303Eh	0	PIX_HWIDTH [12:0]
	1	
	2	
	3	
	4	
	5	
	6	
	7	
303Fh	0	
	1	
	2	
	3	
	4	
	5	
	6	
	7	
3040h	0	LANEMODE [2:0]
	1	
	2	
	3	
	4	
	5	
	6	
	7	
3044h	0	PIX_VST [11:0]
	1	
	2	
	3	
	4	
	5	
	6	
	7	
3045h	0	
	1	
	2	
	3	
	4	
	5	
	6	
	7	
3046h	0	
	1	
	2	
	3	

3040h	4	PIX_VWIDTH [11:0]
	5	
	6	
	7	
3047h	0	
	1	
	2	
	3	
	4	
	5	
	6	
3050h	7	
	0	
	1	
	2	
	3	
	4	
	5	
3051h	6	
	7	
	0	SHR0 [19:0]
	1	
	2	
	3	
	4	
3052h	5	
	6	
	7	
	0	
	1	
	2	
	3	
3054h	4	
	5	
	6	
	7	
	0	
	1	
3055h	2	
	3	
	4	
	5	
	6	
	7	
3056h	0	SHR1[19:0]
	1	
	2	
	3	
	4	
	5	
	6	
	7	
	0	
	1	
	2	
	3	
	4	
	5	
	6	
	7	

3058h	[0]	SHR2[19:0]
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	
3059h	[0]	
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	
305Ah	[0]	
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	
3060h	[0]	RHS1[19:0]
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	
3061h	[0]	
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	
3062h	[0]	
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	
3064h	[0]	
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	

3065h	[0]	RHS2[19:0]
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	
3066h	[0]	
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	
3069h	0	CHDR_GAIN_EN
	1	
	2	
	3	
	4	
	5	
	6	
	7	
3070h	[0]	GAIN[10:0]
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	
3071h	[0]	
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	
3072h	[0]	GAIN_1[10:0]
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	
3073h	[0]	
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	
	[0]	

3074h	[1]	GAIN_2[10:0]
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	
3075h	[0]	
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
3081h	[7]	
	0	EXP_GAIN
	1	
	2	
	3	
	4	
	5	
308Ch	6	
	7	
	[0]	CHDR_DGAIN0_HG [15:0]
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
308Dh	[6]	
	[7]	
	[0]	CHDR_AGAIN0_LG [10:0]
	[1]	
	[2]	
	[3]	
	[4]	
3094h	[5]	
	[6]	
	[7]	
3095h	[0]	
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	

3096h	[0]	CHDR_AGAIN1 [10:0]
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	
3097h	[0]	
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	
309Ch	[0]	CHDR_AGAIN0_HG [10:0]
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	
309Dh	[0]	
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	
30A4h	0	XVSOUTSEL [1:0]
	1	
	2	XHSOUTSEL [1:0]
	3	
	4	-
	5	-
	6	-
	7	-
30A6h	0	XVS_DRV [1:0]
	1	
	2	XHS_DRV [1:0]
	3	
	4	-
	5	-
	6	-
	7	-
	0	-
	1	-
	2	-
	3	-

30CCh	4	XVSLNG [1:0]
	5	
	6	
	7	
30CDh	0	-
	1	-
	2	-
	3	-
	4	XHSLNG [1:0]
	5	
	6	
	7	
30DCh	0	BLKLEVEL [11:0]
	1	
	2	
	3	
	4	
	5	
	6	
	7	
30DDh	0	
	1	
	2	
	3	
	4	
	5	
	6	
	7	
3400h	[0]	GAIN_PGC_FIDMD
	[1]	
	[2]	
	[3]	
	[4]	
	[5]	
	[6]	
	[7]	
3444h	[7:0]	-
3460h	0	
	1	
	2	
	3	
	4	
	5	
	6	
	7	
3492h	[7:0]	-
3A50h	0	
	1	
	2	
	3	
	4	
	5	

	6	
	7	
3A51h	0	
	1	
	2	
	3	
	4	
	5	
	6	
3A52h	7	
	0	
	1	
	2	
	3	
	4	
	5	
3C40h	6	
	7	
3B00h	[7:0]	-
3B23h	[7:0]	-
3B45h	[7:0]	-
3C0Ah	[7:0]	-
3C0Bh	[7:0]	-
3C38h	[7:0]	-
3C44h	0	
	1	
	2	
	3	
	4	
	5	
	6	
3CB6h	7	
	0	
	1	
	2	
	3	
	4	
	5	
3CC4h	6	
	7	
3E24h	[7:0]	-
3E2Ch	[7:0]	-
3EDCh	[7:0]	-
4498h	[7:0]	-
449Ch	[7:0]	-
449Dh	[7:0]	-
449Eh	[7:0]	-
449Fh	[7:0]	-
44A0h	[7:0]	-
44A2h	[7:0]	-
44A4h	[7:0]	-
44A6h	[7:0]	-
44A8h	[7:0]	-
44AAh	[7:0]	-
44ACh	[7:0]	-
44AEh	[7:0]	-
44B0h	[7:0]	-
44B2h	[7:0]	-
44B4h	[7:0]	-
44B6h	[7:0]	-
44B8h	[7:0]	-
44BAh	[7:0]	-
44BCh	[7:0]	-
44BEh	[7:0]	-
44C0h	[7:0]	-
44C1h	[7:0]	-
44C2h	[7:0]	-
44C3h	[7:0]	-

44C4h	[7:0]	-
44C5h	[7:0]	-
44C6h	[7:0]	-
44C7h	[7:0]	-
44C8h	[7:0]	-
44C9h	[7:0]	-
44CAh	[7:0]	-
44CBh	[7:0]	-
44CCh	[7:0]	-
44CDh	[7:0]	-
44CEh	[7:0]	-
44CFh	[7:0]	-
44D0h	[7:0]	-
44D1h	[7:0]	-
44D2h	[7:0]	-
44D3h	[7:0]	-
44D4h	[7:0]	-
44D5h	[7:0]	-
44D6h	[7:0]	-
44D7h	[7:0]	-
44D8h	[7:0]	-
44D9h	[7:0]	-
44DAh	[7:0]	-
44DBh	[7:0]	-
44DCh	[7:0]	-
44DDh	[7:0]	-
44DEh	[7:0]	-
44DFh	[7:0]	-
4534h	[7:0]	-
4535h	[7:0]	-
4538h	[7:0]	-
4539h	[7:0]	-
453Ah	[7:0]	-
453Bh	[7:0]	-
453Ch	[7:0]	-
453Dh	[7:0]	-
453Eh	[7:0]	-
453Fh	[7:0]	-
4540h	[7:0]	-
4541h	[7:0]	-
4542h	[7:0]	-
4543h	[7:0]	-
4544h	[7:0]	-
4545h	[7:0]	-
4546h	[7:0]	-
4547h	[7:0]	-
4548h	[7:0]	-
4549h	[7:0]	-

Ver2.0

described in HEXA. For empty part, use it by an initial value to arbitrary value. Please refer to "Description" and e Reference Manual and Application Note. essary to change from an initial value. initial value ress3000h) to release standby after the other registers.

ifirmed to IMX662 Software Reference Manual rev 2.0 and ear HDR AppNote rev 2.0.

ns Corporation reserves the right to change settings without

Settings	
Horizontal Clock	
Vertical line	
Frame rate (after combined)	

Description	Reflection timing	Default value after reset	
		By register	By Address
Standby 0h : Operating 1h : Standby	I	1h	01h
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Register hold (Function not to update V reflection register) 0h : Invalid 1h : Valid(Register hold)	I	0h	00h
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Setting of master mode operation 0h : Master mode operation start 1h : Master mode operation stop	I	1h	01h
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	

Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
INCK setting 0h: 74.25 MHz 1h: 37.125 MHz 2h: 72 MHz 3h: 27 MHz 4h: 24 MHz	S	0h	00h
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Data rate setting 0h: 2376 Mbps 1h: 2079 Mbps 2h: 1782 Mbps 3h: 1440 Mbps 4h: 1188 Mbps 5h: 891 Mbps 6h: 720 Mbps 7h: 594 Mbps	S	2h	02h
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Window mode setting 0h: All-pixel mode 4h: Window cropping mode	V	0h	00h
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
HDR mode setting 00h : Normal mode 01h: DOL 2 frame mode 02h: DOL 3 frame mode 08h : Clear HDR mode 09h : Clear HDR + DOL 2 Frame mode	V	00h	00h
0h: Non-binning 1h: Horizontal / Vertical 2/2-line binning	V	0h	00h
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
When DOL mode only XVS subsampling setting 0h: Disable (Normal) 1h: Enable (Subsampling)	V	00h	00h

When Clear HDR mode and DOL mode only 00h: Line Information Output 01h: Virtual Channel Mode	V	01h	01h
Horizontal direction Readout inversion control 0h : Normal 1h : Inverted	V	0h	00h
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Vertical direction Readout inversion control 0h : Normal 1h : Inverted	V	0h	00h
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
AD conversion bit width setting 0h: AD 10bit 1h: AD 12bit	S	1h	01h
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Number of output bit setting 0h : 10bit 1h : 12bit	S	1h	01h
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
LSB	V	004E2h	E2h
When sensor master mode vertical span setting. For details, see the item of "Slave Mode and Master Mode" in the section of "Description of Various Functions".			04h

[illegible]

LSB			
In window cropping mode Start position (Horizontal direction) Multiples of 2 (0d~3840d)	V	0000h	00h
MSB			00h
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
LSB			
In window cropping mode Cropping width (Horizontal direction) Multiples of 16	V	0790h	90h
MSB			07h
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Output interface selection 1h : 2Lane 3h : 4Lane	S	3h	03h
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
LSB			
In window cropping mode Start position (Vertical direction) Multiples of 4	V	000h	00h
MSB			00h
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
LSB			
			40h

In window cropping mode Start position (Vertical direction) Multiples of 4	V	44Ch	4Ch
MSB			04h
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
LSB			06h
Storage time adjustment Designated in line units. More than 4 (Normal mode) More than 8 (Clear HDR mode) DOL mode Shutter setting of LEF	V	00006h	00h
MSB			00h
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
LSB			0Eh
Storage time adjustment Designated in line units. DOL mode Shutter setting of SEF1	V	00000Eh	00h
MSB			00h
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	

LSB		V	00018Ah	8Ah
Storage time adjustment Designated in line units. DOL mode Shutter setting of SEF2				01h
				00h
Fixed to "0h"				
Fixed to "0h"			0h	
Fixed to "0h"			0h	
Fixed to "0h"			0h	
LSB		V	000116h	16h
Readout timing setting of SEF1 (DOL mode) Designated in line units.				01h
				00h
Fixed to "0h"				
Fixed to "0h"			0h	
Fixed to "0h"			0h	
Fixed to "0h"			0h	
LSB				C4h

Readout timing setting of SEF2 (DOL mode) Designated in line units.	V	000CC4h	0Ch
MSB			00h
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Direct gain Enable 00h : Disable 01h : Enable	V	00h	00h
LSB			00h
Gain setting (0.0dB to 72dB / 0.3dB step)	V	000h	
MSB			00h
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	
LSB			00h
Gain setting (0.0dB to 72dB / 0.3dB step)	V	000h	
When each frame gain adjustment, set to SEF1 frame (DOL mode)			
MSB			00h
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	

LSB			
Gain setting (0.0dB to 72dB / 0.3dB step)	V	000h	00h
When each frame gain adjustment, set to SEF2 frame (DOL mode)			
MSB			
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	
When Clear HDR mode Gain setting to add to the High Gain(HG) side. 00h : 0dB 01h : 6dB 02h : 12dB 03h : 18dB 04h : 24dB 05h : 30dB Other : Setting prohibited	V	00h	00h
LSB			
When Clear HDR mode Digital gain setting of HG. Upper 8bits are multiples of integers. Lower 8bits are multiples of decimals.	V	0100h	00h
Please refer to 5.1 Gain Direct Control Function of Clear HDR AppNote.			
MSB			
LSB			
When Clear HDR mode Analog gain setting of LG. Setting value is set from the calculation result below. $(2048 \times (\text{Gain times} \times \text{MG}) - 2048) / (\text{Gain times} \times \text{MG})$ Round down after the decimal point. *MG = 1.07169025	V	000h	00h
Please refer to 5.1 Gain Direct Control Function of Clear HDR AppNote.			
MSB			
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	

XVS pulse width setting in master mode. 0h: 1H 1h: 2H 2h: 4H 3h: 8H	I	0h	00h
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
XHS pulse width setting in master mode. 0h: 16clock 1h: 32clock 2h: 64clock 3h: 128clock	I	0h	00h
Fixed to "0h"	-	0h	
Fixed to "0h"	-	0h	
LSB			
Black level offset value setting	I	032h	32h
MSB			
Fixed to "0h"		0h	40h
Fixed to "0h"		0h	
Fixed to "1h"		1h	
Fixed to "0h"		0h	
Enable of each frame gain adjustment 00h: Valid, 01h: Invalid	V	1h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Fixed to "0h"		0h	
Set to "ACh"	S	FFh	FFh
21h : Normal mode 22h : Clear HDR mode	V	20h	20h
Set to "08h"	S	09h	09h
62h : Nomal mode AD10bit FFh : Nomal mode AD12bit 56h : Clear HDR mode AD10bit FFh : Clear HDR mode AD12bit	V	FFh	FFh

01h : Nomal mode AD10bit 03h : Nomal mode AD12bit 02h : Clear HDR mode AD10bit 03h : Clear HDR mode AD12bit	V	03h	03h
AD conversion bit width setting 19h: AD 10bit 00h: AD 12bit	V	00h	00h
Set to "39h"	S	41h	41h
Set to "2Dh"	S	00h	00h
Set to "04h"	S	0Dh	0Dh
Set to "1Fh"	S	00h	00h
Set to "1Eh"	S	00h	00h
Set to "21h"	S	20h	20h
06h : Normal mode 05h : Clear HDR mode	V	06h	06h
Set to "00h"	S	03h	03h
Set to "D8h"	S	F3h	F3h
Set to "DAh"	S	F5h	F5h
Set to "79h"	S	7Ch	7Ch
Set to "15h"	S	18h	18h
Set to "2Dh"	S	00h	00h
Set to "05h"	S	00h	00h
Set to "19h"	S	FFh	FFh
Set to "00h"	S	03h	03h
Set to "32h"	S	FFh	FFh
Set to "01h"	S	03h	03h
Set to "92h"	S	00h	00h
Set to "91h"	S	00h	00h
Set to "8Ch"	S	00h	00h
Set to "87h"	S	00h	00h
Set to "82h"	S	00h	00h
Set to "78h"	S	00h	00h
Set to "6Eh"	S	00h	00h
Set to "69h"	S	00h	00h
Set to "92h"	S	00h	00h
Set to "91h"	S	00h	00h
Set to "8Ch"	S	00h	00h
Set to "87h"	S	00h	00h
Set to "82h"	S	00h	00h
Set to "78h"	S	00h	00h
Set to "6Eh"	S	00h	00h
Set to "69h"	S	00h	00h
Set to "7Fh"	S	00h	00h
Set to "01h"	S	00h	00h
Set to "7Fh"	S	00h	00h
Set to "01h"	S	00h	00h

Set to "7Ah"	S	00h	00h
Set to "01h"	S	00h	00h
Set to "7Ah"	S	00h	00h
Set to "01h"	S	00h	00h
Set to "70h"	S	00h	00h
Set to "01h"	S	00h	00h
Set to "6Bh"	S	00h	00h
Set to "01h"	S	00h	00h
Set to "6Bh"	S	00h	00h
Set to "01h"	S	00h	00h
Set to "5Ch"	S	00h	00h
Set to "01h"	S	00h	00h
Set to "7Fh"	S	00h	00h
Set to "01h"	S	00h	00h
Set to "7Fh"	S	00h	00h
Set to "01h"	S	00h	00h
Set to "7Ah"	S	00h	00h
Set to "01h"	S	00h	00h
Set to "7Ah"	S	00h	00h
Set to "01h"	S	00h	00h
Set to "70h"	S	00h	00h
Set to "01h"	S	00h	00h
Set to "6Bh"	S	00h	00h
Set to "01h"	S	00h	00h
Set to "6Bh"	S	00h	00h
Set to "01h"	S	00h	00h
Set to "5Ch"	S	00h	00h
Set to "01h"	S	00h	00h
Set to "1Ch"	S	19h	19h
Set to "03h"	S	02h	02h
Set to "1Ch"	S	19h	19h
Set to "1Ch"	S	19h	19h
Set to "1Ch"	S	19h	19h
Set to "1Ch"	S	19h	19h
Set to "1Ch"	S	19h	19h
Set to "1Ch"	S	19h	19h
Set to "1Ch"	S	16h	16h
Set to "1Ch"	S	13h	13h
Set to "1Ch"	S	13h	13h
Set to "03h"	S	02h	02h
Set to "03h"	S	02h	02h
Set to "03h"	S	02h	02h
Set to "03h"	S	02h	02h
Set to "03h"	S	08h	08h
Set to "03h"	S	0Dh	0Dh
Set to "03h"	S	0Dh	0Dh
Set to "03h"	S	0Dh	0Dh
Set to "03h"	S	0Dh	0Dh

1	2	3	4
2/2-line binning CSI-2_2lane 74.25MHz AD:10bit Output:12bit 594Mbps Master Mode ClearHDR VC 12.5fps Integration Time 79.744ms	2/2-line binning CSI-2_2lane 74.25MHz AD:10bit Output:12bit 594Mbps Master Mode ClearHDR VC 15fps Integration Time 66.453ms	2/2-line binning CSI-2_2lane 74.25MHz AD:10bit Output:12bit 594Mbps Master Mode ClearHDR VC 25fps Integration Time 39.872ms	2/2-line binning CSI-2_2lane 74.25MHz AD:10bit Output:12bit 594Mbps Master Mode ClearHDR VC 30fps Integration Time 33.227ms
2376	1980	1188	990
2500	2500	2500	2500
12,5	15	25	30
Setting value	Setting value	Setting value	Setting value
HEX	HEX	HEX	HEX

07h	07h	07h	07h
08h	08h	08h	08h
01h	01h	01h	01h

00h	00h	00h	00h
C4h	C4h	C4h	C4h
00h	00h	00h	00h

09h	09h	09h	09h
48h	BCh	A4h	
09h	07h	04h	
02h	02h	02h	02h

01h	01h	01h	01h

08h	08h	08h	08h

[illegible]

[illegible]

[illegible]

00h	00h	00h	00h

ACh	ACh	ACh	ACh
22h	22h	22h	22h
08h	08h	08h	08h
56h	56h	56h	56h

02h	02h	02h	02h
19h	19h	19h	19h
39h	39h	39h	39h
2Dh	2Dh	2Dh	2Dh
04h	04h	04h	04h
1Fh	1Fh	1Fh	1Fh
1Eh	1Eh	1Eh	1Eh
21h	21h	21h	21h
05h	05h	05h	05h
00h	00h	00h	00h
D8h	D8h	D8h	D8h
DAh	DAh	DAh	DAh
79h	79h	79h	79h
15h	15h	15h	15h
2Dh	2Dh	2Dh	2Dh
05h	05h	05h	05h
19h	19h	19h	19h
00h	00h	00h	00h
32h	32h	32h	32h
01h	01h	01h	01h
92h	92h	92h	92h
91h	91h	91h	91h
8Ch	8Ch	8Ch	8Ch
87h	87h	87h	87h
82h	82h	82h	82h
78h	78h	78h	78h
6Eh	6Eh	6Eh	6Eh
69h	69h	69h	69h
92h	92h	92h	92h
91h	91h	91h	91h
8Ch	8Ch	8Ch	8Ch
87h	87h	87h	87h
82h	82h	82h	82h
78h	78h	78h	78h
6Eh	6Eh	6Eh	6Eh
69h	69h	69h	69h
7Fh	7Fh	7Fh	7Fh
01h	01h	01h	01h
7Fh	7Fh	7Fh	7Fh
01h	01h	01h	01h

[illegible]

5	6	7	8
2/2-line binning CSI-2_2lane 74.25MHz AD:10bit Output:12bit 891Mbps Master Mode ClearHDR VC 45fps Integration Time 22.151ms	2/2-line binning CSI-2_4lane 74.25MHz AD:10bit Output:12bit 594Mbps Master Mode ClearHDR VC 12.5fps Integration Time 79.744ms	2/2-line binning CSI-2_4lane 74.25MHz AD:10bit Output:12bit 594Mbps Master Mode ClearHDR VC 15fps Integration Time 66.453ms	2/2-line binning CSI-2_4lane 74.25MHz AD:10bit Output:12bit 594Mbps Master Mode ClearHDR VC 25fps Integration Time 39.872ms
660	2376	1980	1188
2500	2500	2500	2500
45	12,5	15	25
Setting value	Setting value	Setting value	Setting value
HEX	HEX	HEX	HEX

05h	07h	07h	07h
08h	08h	08h	08h
01h	01h	01h	01h

00h	00h	00h	00h
C4h	C4h	C4h	C4h
00h	00h	00h	00h

09h	09h	09h	09h
94h	48h	BCh	A4h
02h	09h	07h	04h
02h	02h	02h	02h

01h			

08h	08h	08h	08h

[illegible]

[illegible]

[illegible]

00h	00h	00h	00h

ACh	ACh	ACh	ACh
22h	22h	22h	22h
08h	08h	08h	08h
56h	56h	56h	56h

02h	02h	02h	02h
19h	19h	19h	19h
39h	39h	39h	39h
2Dh	2Dh	2Dh	2Dh
04h	04h	04h	04h
1Fh	1Fh	1Fh	1Fh
1Eh	1Eh	1Eh	1Eh
21h	21h	21h	21h
05h	05h	05h	05h
00h	00h	00h	00h
D8h	D8h	D8h	D8h
DAh	DAh	DAh	DAh
79h	79h	79h	79h
15h	15h	15h	15h
2Dh	2Dh	2Dh	2Dh
05h	05h	05h	05h
19h	19h	19h	19h
00h	00h	00h	00h
32h	32h	32h	32h
01h	01h	01h	01h
92h	92h	92h	92h
91h	91h	91h	91h
8Ch	8Ch	8Ch	8Ch
87h	87h	87h	87h
82h	82h	82h	82h
78h	78h	78h	78h
6Eh	6Eh	6Eh	6Eh
69h	69h	69h	69h
92h	92h	92h	92h
91h	91h	91h	91h
8Ch	8Ch	8Ch	8Ch
87h	87h	87h	87h
82h	82h	82h	82h
78h	78h	78h	78h
6Eh	6Eh	6Eh	6Eh
69h	69h	69h	69h
7Fh	7Fh	7Fh	7Fh
01h	01h	01h	01h
7Fh	7Fh	7Fh	7Fh
01h	01h	01h	01h

[illegible]

9	10
2/2-line binning CSI-2_4lane 74.25MHz AD:10bit Output:12bit 594Mbps Master Mode ClearHDR VC 30fps Integration Time 33.227ms	2/2-line binning CSI-2_4lane 74.25MHz AD:10bit Output:12bit 594Mbps Master Mode ClearHDR VC 45fps Integration Time 22.151ms
990	660
2500	2500
30	45
Setting value	Setting value
HEX	HEX

07h	07h
08h	08h
01h	01h

00h	00h
C4h	C4h
00h	00h

09h	09h
	94h
	02h
02h	02h

[illegible]

08h	08h

[illegible]

[illegible]

[illegible]

00h	00h

ACh	ACh
22h	22h
08h	08h
56h	56h

02h	02h
19h	19h
39h	39h
2Dh	2Dh
04h	04h
1Fh	1Fh
1Eh	1Eh
21h	21h
05h	05h
00h	00h
D8h	D8h
DAh	DAh
79h	79h
15h	15h
2Dh	2Dh
05h	05h
19h	19h
00h	00h
32h	32h
01h	01h
92h	92h
91h	91h
8Ch	8Ch
87h	87h
82h	82h
78h	78h
6Eh	6Eh
69h	69h
92h	92h
91h	91h
8Ch	8Ch
87h	87h
82h	82h
78h	78h
6Eh	6Eh
69h	69h
7Fh	7Fh
01h	01h
7Fh	7Fh
01h	01h

[illegible]