

## msk\_top\_regs address map

- Absolute Address: 0x0
- Base Offset: 0x0
- Size: 0x98

### MSK Modem Configuration and Status Registers

Offset	Identifier	Name
0x00	Hash_ID_Low	Pluto MSK FPGA Hash ID - Lower 32-bits
0x04	Hash_ID_High	Pluto MSK FPGA Hash ID - Upper 32-bits
0x08	MSK_Init	MSK Modem Initialization Control
0x0C	MSK_Control	MSK Modem Control
0x10	MSK_Status	MSK Modem Status 0
0x14	Tx_Bit_Count	MSK Modem Status 1
0x18	Tx_Enable_Count	MSK Modem Status 2
0x1C	Fb_FreqWord	Bitrate NCO Frequency Control Word
0x20	TX_F1_FreqWord	Tx F1 NCO Frequency Control Word
0x24	TX_F2_FreqWord	Tx F2 NCO Frequency Control Word
0x28	RX_F1_FreqWord	Rx F1 NCO Frequency Control Word
0x2C	RX_F2_FreqWord	Rx F2 NCO Frequency Control Word
0x30	LPF_Config_0	PI Controller Configuration and Low-pass Filter Configuration
0x34	LPF_Config_1	PI Controller Configuration Configuration Register 1
0x38	Tx_Data_Width	Modem Tx Input Data Width
0x3C	Rx_Data_Width	Modem Rx Output Data Width
0x40	PRBS_Control	PRBS Control 0
0x44	PRBS_Initial_State	PRBS Control 1
0x48	PRBS_Polynomial	PRBS Control 2
0x4C	PRBS_Error_Mask	PRBS Control 3
0x50	PRBS_Bit_Count	PRBS Status 0
0x54	PRBS_Error_Count	PRBS Status 1
0x58	LPF_Accum_F1	F1 PI Controller Accumulator
0x5C	LPF_Accum_F2	F2 PI Controller Accumulator
0x60	axis_xfer_count	MSK Modem Status 3
0x64	Rx_Sample_Discard	Rx Sample Discard
0x68	LPF_Config_2	PI Controller Configuration Configuration Register 2
0x6C	f1_nco_adjust	F1 NCO Frequency Adjust
0x70	f2_nco_adjust	F2 NCO Frequency Adjust
0x74	f1_error	F1 Error Value
0x78	f2_error	F2 Error Value
0x7C	Tx_Sync_Ctrl	Transmitter Sync Control
0x80	Tx_Sync_Cnt	Transmitter Sync Duration
0x84	lowpass_ema_alpha1	Exponential Moving Average Alpha

Offset	Identifier	Name
0x88	lowpass_ema_alpha2	Exponential Moving Average Alpha
0x8C	rx_power	Receive Power
0x90	tx_async_fifo_rd_wrtpt	Tx async FIFO read and write pointers
0x94	rx_async_fifo_rd_wrtpt	Rx async FIFO read and write pointers

#### Hash\_ID\_Low register

- Absolute Address: 0x0
- Base Offset: 0x0
- Size: 0x4

	Bits	Identifier	Access	Reset	Name
31:0	hash_id_lo	r	0xAAAA5555		Hash ID Lower 32-bits

**hash\_id\_lo field** Lower 32-bits of Pluto MSK FPGA Hash ID

#### Hash\_ID\_High register

- Absolute Address: 0x4
- Base Offset: 0x4
- Size: 0x4

	Bits	Identifier	Access	Reset	Name
31:0	hash_id_hi	r	0x5555AAAA		Hash ID Upper 32-bits

**hash\_id\_hi field** Upper 32-bits of Pluto MSK FPGA Hash ID

#### MSK\_Init register

- Absolute Address: 0x8
- Base Offset: 0x8
- Size: 0x4

Synchronous initialization of MSK Modem functions, does not affect configuration registers.

	Bits	Identifier	Access	Reset	Name
0	txrxinit	rw	0x1		Tx/Rx Init Enable
1	txinit	rw	0x1		Tx Init Enable
2	rxinit	rw	0x1		Rx Init Enable

**txrxinit field** 0 -> Normal modem operation

1 -> Initialize Tx and Rx

**txinit field** 0 -> Normal Tx operation

1 -> Initialize Tx

**rxinit field** 0 -> Normal Rx operation

1 -> Initialize Rx

### **MSK\_Control register**

- Absolute Address: 0xC
- Base Offset: 0xC
- Size: 0x4

MSK Modem Configuration and Control

Bits	Identifier	Access	Reset	Name
0	ptt	rw	0x0	Push-to-Talk Enable
1	loopback_ena	rw	0x0	Modem Digital Tx -> Rx Loopback Enable
2	rx_invert	rw	0x0	Rx Data Invert Enable
3	clear_counts	rw	0x0	Clear Status Counters
4	diff_encoder_loopback	rw	0x0	Differential Encoder -> Decoder Loopback Enable

**ptt field** 0 -> PTT Disabled 1 -> PTT Enabled

**loopback\_ena field** 0 -> Modem loopback disabled

1 -> Modem loopback enabled

**rx\_invert field** 0 -> Rx data normal 1 -> Rx data inverted

**clear\_counts field** Clear Tx Bit Counter and Tx Enable Counter

**diff\_encoder\_loopback field** 0 -> Differential Encoder -> Decoder loopback disabled

1 -> Differential Encoder -> Decoder loopback enabled

### MSK\_Status register

- Absolute Address: 0x10
- Base Offset: 0x10
- Size: 0x4

Modem status bits

Bits	Identifier	Access	Reset	Name
0	demod_sync_lock	r	0x0	Demodulator Sync Status
1	tx_enable	r	0x0	AD9363 DAC Interface Tx Enable Input Active
2	rx_enable	r	0x0	AD9363 ADC Interface Rx Enable Input Active
3	tx_axis_valid	r	0x0	Tx S_AXIS_VALID

**demod\_sync\_lock field** Demodulator Sync Status - not currently implemented

**tx\_enable field** 1 -> Data to DAC Enabled

0 -> Data to DAC Disabled

**rx\_enable field** 1 -> Data from ADC Enabled

0 -> Data from ADC Disabled

**tx\_axis\_valid field** 1 -> S\_AXIS\_VALID Enabled

0 -> S\_AXIS\_VALID Disabled

### Tx\_Bit\_Count register

- Absolute Address: 0x14
- Base Offset: 0x14
- Size: 0x4

Modem status data

Bits	Identifier	Access	Reset	Name
31:0	data	rw	0x0	Tx Bit Count

**data field** Count of data requests made by modem

This register is write-to-capture.

To read data the following steps are required:

1 - Write any value to this register to capture read data

2 - Read the register

#### **Tx\_Enable\_Count register**

- Absolute Address: 0x18
- Base Offset: 0x18
- Size: 0x4

Modem status data

Bits	Identifier	Access	Reset	Name
31:0	data	rw	0x0	Tx Enable Count

**data field** Number of clocks on which Tx Enable is active

This register is write-to-capture.

To read data the following steps are required:

1 - Write any value to this register to capture read data

2 - Read the register

#### **Fb\_FreqWord register**

- Absolute Address: 0x1C
- Base Offset: 0x1C
- Size: 0x4

Set Modem Data Rate

Bits	Identifier	Access	Reset	Name
31:0	config_data	rw	0x0	Frequency Control Word

**config\_data field** Sets the center frequency of the NCO as  $FW = F_n * 2^{32}/F_s$ , where  $F_n$  is the desired NCO frequency, and  $F_s$  is the NCO sample rate

#### **TX\_F1\_FreqWord register**

- Absolute Address: 0x20
- Base Offset: 0x20
- Size: 0x4

Set Modulator F1 Frequency

	Bits	Identifier	Access	Reset	Name
31:0	config_data	rw	0x0		Frequency Control Word

**config\_data field** Sets the center frequency of the NCO as  $FW = F_n * 2^{32}/F_s$ , where  $F_n$  is the desired NCO frequency, and  $F_s$  is the NCO sample rate

#### TX\_F2\_FreqWord register

- Absolute Address: 0x24
- Base Offset: 0x24
- Size: 0x4

Set Modulator F2 Frequency

	Bits	Identifier	Access	Reset	Name
31:0	config_data	rw	0x0		Frequency Control Word

**config\_data field** Sets the center frequency of the NCO as  $FW = F_n * 2^{32}/F_s$ , where  $F_n$  is the desired NCO frequency, and  $F_s$  is the NCO sample rate

#### RX\_F1\_FreqWord register

- Absolute Address: 0x28
- Base Offset: 0x28
- Size: 0x4

Set Demodulator F1 Frequency

	Bits	Identifier	Access	Reset	Name
31:0	config_data	rw	0x0		Frequency Control Word

**config\_data field** Sets the center frequency of the NCO as  $FW = F_n * 2^{32}/F_s$ , where  $F_n$  is the desired NCO frequency, and  $F_s$  is the NCO sample rate

#### RX\_F2\_FreqWord register

- Absolute Address: 0x2C
- Base Offset: 0x2C
- Size: 0x4

Set Demodulator F2 Frequency

	Bits	Identifier	Access	Reset	Name
31:0	config_data	rw	0x0	Frequency Control Word	

**config\_data field** Sets the center frequency of the NCO as  $FW = F_n * 2^{32}/F_s$ , where  $F_n$  is the desired NCO frequency, and  $F_s$  is the NCO sample rate

#### LPF\_Config\_0 register

- Absolute Address: 0x30
- Base Offset: 0x30
- Size: 0x4

Configure PI controller and low-pass filter

		Bits	Identifier	Access	Reset	Name
0	lpf_freeze		rw	0x0		Freeze the accumulator's current value
1	lpf_zero		rw	0x0		Hold the PI Accumulator at zero
7:2	prbs_reserved		rw	0x0		Reserved
31:8	lpf_alpha		rw	0x0		Lowpass IIR filter alpha

**lpf\_freeze field** 0 -> Normal operation

1 -> Freeze current value

**lpf\_zero field** 0 -> Normal operation

1 -> Zero and hold accumulator

**lpf\_alpha field** Value controls the filter rolloff

#### LPF\_Config\_1 register

- Absolute Address: 0x34
- Base Offset: 0x34
- Size: 0x4

Configures PI Controller I-gain and divisor

	Bits	Identifier	Access	Reset	Name
23:0	i_gain	rw	0x0	Integral Gain Value	
31:24	i_shift	rw	0x0	Integral Gain Bit Shift	

**i\_gain field** Value m of 0-16,777,215 sets the integral multiplier

**i\_shift field** Value n of 0-32 sets the integral divisor as  $2^{-n}$

#### **Tx\_Data\_Width register**

- Absolute Address: 0x38
- Base Offset: 0x38
- Size: 0x4

Set the parallel data width of the parallel-to-serial converter

	Bits	Identifier	Access	Reset	Name
7:0	data_width	rw	0x8	Modem input/output data width	

**data\_width field** Set the data width of the modem input/output

#### **Rx\_Data\_Width register**

- Absolute Address: 0x3C
- Base Offset: 0x3C
- Size: 0x4

Set the parallel data width of the serial-to-parallel converter

	Bits	Identifier	Access	Reset	Name
7:0	data_width	rw	0x8	Modem input/output data width	

**data\_width field** Set the data width of the modem input/output

#### **PRBS\_Control register**

- Absolute Address: 0x40
- Base Offset: 0x40
- Size: 0x4

Configures operation of the PRBS Generator and Monitor

	Bits	Identifier	Access	Reset	Name
0	prbs_sel	rw	0x0	PRBS Data Select	
1	prbs_error_insert	w	0x0	PRBS Error Insert	
2	prbs_clear	w	0x0	PRBS Clear Counters	
3	prbs_manual_sync	w	0x0	PRBS Manual Sync	
15:4	prbs_reserved	rw	0x0	Reserved	
31:16	prbs_sync_threshold	rw	0x0	PRBS Auto Sync Threshold	



**prbs\_sel field** 0 -> Select Normal Tx Data 1 -> Select PRBS Tx Data

**prbs\_error\_insert field** 0 -> 1 : Insert bit error in Tx data (both Normal and PRBS)

1 -> 0 : Insert bit error in Tx data (both Normal and PRBS)

**prbs\_clear field** 0 -> 1 : Clear PRBS Counters

1 -> 0 : Clear PRBS Counters

**prbs\_manual\_sync field** 0 -> 1 : Synchronize PRBS monitor

1 -> 0 : Synchronize PRBS monitor

**prbs\_sync\_threshold field** 0 : Auto Sync Disabled

N > 0 : Auto sync after N errors

#### **PRBS\_Initial\_State register**

- Absolute Address: 0x44
- Base Offset: 0x44
- Size: 0x4

PRBS Initial State

Bits	Identifier	Access	Reset	Name
31:0	config_data	rw	0x0	PRBS Seed

**config\_data field** Sets the starting value of the PRBS generator

#### **PRBS\_Polynomial register**

- Absolute Address: 0x48
- Base Offset: 0x48
- Size: 0x4

PRBS Polynomial

Bits	Identifier	Access	Reset	Name
31:0	config_data	rw	0x0	PRBS Polynomial

**config\_data field** Bit positions set to '1' indicate polynomial feedback positions

### PRBS\_Error\_Mask register

- Absolute Address: 0x4C
- Base Offset: 0x4C
- Size: 0x4

PRBS Error Mask

Bits	Identifier	Access	Reset	Name
31:0	config_data	rw	0x0	PRBS Error Mask

**config\_data field** Bit positions set to '1' indicate bits that are inverted when a bit error is inserted

### PRBS\_Bit\_Count register

- Absolute Address: 0x50
- Base Offset: 0x50
- Size: 0x4

PRBS Bits Received

Bits	Identifier	Access	Reset	Name
31:0	data	rw	0x0	PRBS Bits Received

**data field** Number of bits received by the PRBS monitor since last BER can be calculated as the ratio of received bits to errored-bits

This register is write-to-capture.

To read data the following steps are required:

- 1 - Write any value to this register to capture read data
- 2 - Read the register

### PRBS\_Error\_Count register

- Absolute Address: 0x54
- Base Offset: 0x54
- Size: 0x4

PRBS Bit Errors

Bits	Identifier	Access	Reset	Name
31:0	data	rw	0x0	PRBS Bit Errors

**data field** Number of errored-bits received by the PRBS monitor since last sync BER can be calculated as the ratio of received bits to errored-bits

This register is write-to-capture.

To read data the following steps are required:

- 1 - Write any value to this register to capture read data
- 2 - Read the register

#### **LPF\_\_Accum\_\_F1 register**

- Absolute Address: 0x58
- Base Offset: 0x58
- Size: 0x4

Value of the F1 PI Controller Accumulator

Bits	Identifier	Access	Reset	Name
31:0	data	rw	0x0	PI Controller Accumulator Value

**data field** PI Controller Accumulator Value

This register is write-to-capture.

To read data the following steps are required:

- 1 - Write any value to this register to capture read data
- 2 - Read the register

#### **LPF\_\_Accum\_\_F2 register**

- Absolute Address: 0x5C
- Base Offset: 0x5C
- Size: 0x4

Value of the F2 PI Controller Accumulator

Bits	Identifier	Access	Reset	Name
31:0	data	rw	0x0	PI Controller Accumulator Value

**data field** PI Controller Accumulator Value

This register is write-to-capture.

To read data the following steps are required:

- 1 - Write any value to this register to capture read data
- 2 - Read the register

#### **axis\_xfer\_count register**

- Absolute Address: 0x60
- Base Offset: 0x60
- Size: 0x4

Modem status data

Bits	Identifier	Access	Reset	Name
31:0	data	rw	0x0	S_AXIS Transfers

**data field** Number completed S\_AXIS transfers

This register is write-to-capture.

To read data the following steps are required:

- 1 - Write any value to this register to capture read data
- 2 - Read the register

#### **Rx\_Sample\_Discard register**

- Absolute Address: 0x64
- Base Offset: 0x64
- Size: 0x4

Configure samples discard operation for demodulator

Bits	Identifier	Access	Reset	Name
7:0	rx_sample_discard	rw	0x0	Rx Sample Discard Value
15:8	rx_nco_discard	rw	0x0	Rx NCO Sample Discard Value

**rx\_sample\_discard field** Number of Rx samples to discard

**rx\_nco\_discard field** Number of NCO samples to discard

#### **LPF\_Config\_2 register**

- Absolute Address: 0x68
- Base Offset: 0x68
- Size: 0x4

Configures PI Controller I-gain and divisor

	Bits	Identifier	Access	Reset	Name
23:0	p_gain	rw	0x0	Proportional Gain Value	
31:24	p_shift	rw	0x0	Proportional Gain Bit Shift	

**p\_gain field** Value m of 0-16,777,215 sets the proportional multiplier

**p\_shift field** Value n of 0-32 sets the proportional divisor as  $2^n$

#### f1\_nco\_adjust register

- Absolute Address: 0x6C
- Base Offset: 0x6C
- Size: 0x4

Status Register

Bits	Identifier	Access	Reset	Name
31:0	data	rw	0x0	—

**data field** Frequency offset applied to the F1 NCO

This register is write-to-capture.

To read data the following steps are required:

- 1 - Write any value to this register to capture read data
- 2 - Read the register

#### f2\_nco\_adjust register

- Absolute Address: 0x70
- Base Offset: 0x70
- Size: 0x4

Status Register

Bits	Identifier	Access	Reset	Name
31:0	data	rw	0x0	—

**data field** Frequency offset applied to the F2 NCO

This register is write-to-capture.

To read data the following steps are required:

1 - Write any value to this register to capture read data

2 - Read the register

#### **f1\_error register**

- Absolute Address: 0x74
- Base Offset: 0x74
- Size: 0x4

Status Register

Bits	Identifier	Access	Reset	Name
31:0	data	rw	0x0	—

**data field** Error value of the F1 Costas loop after each active bit period

This register is write-to-capture.

To read data the following steps are required:

1 - Write any value to this register to capture read data

2 - Read the register

#### **f2\_error register**

- Absolute Address: 0x78
- Base Offset: 0x78
- Size: 0x4

Status Register

Bits	Identifier	Access	Reset	Name
31:0	data	rw	0x0	—

**data field** Error value of the F2 Costas loop after each active bit period

This register is write-to-capture.

To read data the following steps are required:

1 - Write any value to this register to capture read data

2 - Read the register

### **Tx\_Sync\_Ctrl register**

- Absolute Address: 0x7C
- Base Offset: 0x7C
- Size: 0x4

Provides control bits for generation of transmitter synchronization patterns

	Bits	Identifier	Access	Reset	Name
0	tx_sync_ena	rw	0x0	Tx Sync Enable	
1	tx_sync_force	rw	0x0	Tx Sync Force	

**tx\_sync\_ena field** 0 : Disable sync transmission

1 : Enable sync transmission when PTT is asserted

**tx\_sync\_force field** 0 : Normal operation

1 : Continuously transmit synchronization pattern

### **Tx\_Sync\_Cnt register**

- Absolute Address: 0x80
- Base Offset: 0x80
- Size: 0x4

Sets the duration of the synchronization tones when enabled

	Bits	Identifier	Access	Reset	Name
23:0	tx_sync_cnt	rw	0x0	Tx sync duration	

**tx\_sync\_cnt field** Value from 0x00\_0000 to 0xFF\_FFFF.

This value represents the number bit-times the synchronization signal should be sent after PTT is asserted.

### **lowpass\_ema\_alpha1 register**

- Absolute Address: 0x84
- Base Offset: 0x84
- Size: 0x4

Sets the alpha for the EMA

Bits	Identifier	Access	Reset	Name
17:0	alpha	rw	0x0	EMA alpha

**alpha field** Value from 0x0\_0000 to 0x3\_FFFF represent the EMA alpha

#### **lowpass\_ema\_alpha2 register**

- Absolute Address: 0x88
- Base Offset: 0x88
- Size: 0x4

Sets the alpha for the EMA

Bits	Identifier	Access	Reset	Name
17:0	alpha	rw	0x0	EMA alpha

**alpha field** Value from 0x0\_0000 to 0x3\_FFFF represent the EMA alpha

#### **rx\_power register**

- Absolute Address: 0x8C
- Base Offset: 0x8C
- Size: 0x4

Receive power computed from I/Q samples

Bits	Identifier	Access	Reset	Name
22:0	data	rw	0x0	Receive Power

**data field** Value that represent the RMS power of the incoming signal (I-channel)

This register is write-to-capture. To read data the following steps are required:

Write any value to this register to capture read data

Read the register

#### **tx\_async\_fifo\_rd\_wr\_ptr register**

- Absolute Address: 0x90
- Base Offset: 0x90
- Size: 0x4



Tx async FIFO read and write pointers

Bits	Identifier	Access	Reset	Name
31:0	data	rw	0x0	—

**data field** Read and Write Pointers

Bits 31:16 - write pointer (12-bits) Bits 15:00 - read pointer (12-bits)

This register is write-to-capture. To read data the following steps are required:

Write any value to this register to capture read data

Read the register

**rx\_async\_fifo\_rd\_wr\_ptr register**

- Absolute Address: 0x94
- Base Offset: 0x94
- Size: 0x4

Rx async FIFO read and write pointers

Bits	Identifier	Access	Reset	Name
31:0	data	rw	0x0	—

**data field** Read and Write Pointers

Bits 31:16 - write pointer (12-bits) Bits 15:00 - read pointer (12-bits)

This register is write-to-capture. To read data the following steps are required:

Write any value to this register to capture read data

Read the register