# Pluto\_MSK\_Modem address map

Absolute Address: 0x0Base Offset: 0x0Size: 0x43C00064

Offset	Identifier	Name
0x43C00000	pluto_msk_regs	Pluto MSK Registers

# $pluto\_msk\_regs\ address\ map$

Absolute Address: 0x43C00000Base Offset: 0x43C00000

• Size: 0x64

MSK Modem Configuration and Status Registers

Offset	Identifier	Name
0x00	Hash_ID_Low	Pluto MSK FPGA Hash ID - Lower 32-bits
0x04	Hash_ID_High	Pluto MSK FPGA Hash ID - Upper 32-bits
0x08	$MSK\_Init$	MSK Modem Control 0
0x0C	$MSK\_Control$	MSK Modem Control 1
0x10	$MSK\_Status$	MSK Modem Status 0
0x14	$Tx\_Bit\_Count$	MSK Modem Status 1
0x18	Tx_Enable_Cour	ntMSK Modem Status 2
0x1C	$Fb\_FreqWord$	Bitrate NCO Frequency Control Word
0x20		rdIx F1 NCO Frequency Control Word
0x24	TX_F2_FreqWor	rdIx F2 NCO Frequency Control Word
0x28	RX_F1_FreqWor	rdx F1 NCO Frequency Control Word
0x2C	-	rdx F2 NCO Frequency Control Word
0x30	LPF_Config_0	PI Controller Configuration and Low-pass Filter
		Configuration
0x34	LPF_Config_1	2
		Configuration
0x38		Modem Tx Input Data Width
0x3C		Modem Rx Output Data Width
0x40	PRBS_Control	PRBS Control 0
0x44		aPRBS Control 1
0x48	_ v	aPRBS Control 2
0x4C		asRRBS Control 3
0x50	PRBS_Bit_Cour	ntPRBS Status 0
0x54	PRBS_Error_Co	
0x58	LPF_Accum_F1	F1 PI Controller Accumulator
0x5C		F2 PI Controller Accumulator
0x60	axis_xfer_count	MSK Modem Status 3

## Hash\_ID\_Low register

• Absolute Address: 0x43C00000

• Base Offset: 0x0

• Size: 0x4

Bits	Identifier	Access	Reset	Name
31:0	$hash\_id\_lo$	r	0xAAAA5555	Hash ID Lower 32-bits

hash\_id\_lo field Lower 32-bits of Pluto MSK FPGA Hash ID

#### Hash\_ID\_High register

• Absolute Address: 0x43C00004

• Base Offset: 0x4

• Size: 0x4

Bits	Identifier	Access	Reset	Name
31:0	hash_id_hi	r	0x5555AAAA	Hash ID Upper 32-bits

hash\_id\_hi field Upper 32-bits of Pluto MSK FPGA Hash ID

## MSK\_Init register

• Absolute Address: 0x43C00008

• Base Offset: 0x8

• Size: 0x4

Synchronous initialization of MSK Modem functions, does not affect configuration registers.

Bits	Identifier	Access	Reset	Name
0	init	rw	0x1	Init Enable

init field  $0 \rightarrow Normal modem operation <math>1 \rightarrow Initialize modem$ 

#### $MSK\_Control$ register

• Absolute Address: 0x43C0000C

• Base Offset: 0xC

MSK Modem Configuration and Control

Bits	Identifier	Access	Reset	Name
0	ptt	rw	0x0	Push-to-Talk Enable
1	loopback_ena	rw	0x0	Modem Loopback Enable
2	$rx\_invert$	rw	0x0	Rx Data Invert Enable
3	$clear\_counts$	rw	0x0	Clear Status Counters
7:4	$msk\_control\_reserved$	rw	0x0	
15:8	$sample\_discard$	rw	0x0	Sample Discard

**ptt field**  $0 \rightarrow PTT$  Disabled  $1 \rightarrow PTT$  Enabled

 ${\bf loopback\_ena}$ field  $0 -> {\bf Modem}$ loopback disabled 1 ->  ${\bf Modem}$ loopback enabled

rx\_invert field 0 -> Rx data normal 1 -> Rx data inverted

sample\_discard field Number of samples to discard

## $MSK\_Status$ register

• Absolute Address: 0x43C00010

• Base Offset: 0x10

• Size: 0x4

Modem status bits

Bits	Identifier	Access	Reset	Name
0	demod_sync_l	oak	0x0	Demodulator Sync Status
1	$tx\_enable$	r	0x0	AD9363 DAC Interface Tx Enable Input
2	rx_enable	r	0x0	Active AD9363 ADC Interface Rx Enable Input Active
3	$tx\_axis\_valid$	$\mathbf{r}$	0x0	Tx S_AXIS_VALID

 $\mathbf{demod\_sync\_lock} \ \ \mathbf{field} \quad \mathbf{Demodulator} \ \ \mathbf{Sync} \ \ \mathbf{Status} \ \text{-} \ \mathbf{not} \ \ \mathbf{currently} \ \mathbf{implemented}$ 

 $\mathbf{tx}$ \_enable field 1 -> Data to DAC Enabled 0 -> Data to DAC Disabled

rx\_enable field 1-> Data from ADC Enabled 0-> Data from ADC Disabled

 $\label{eq:tx_axis_valid} \textbf{tx\_axis\_valid field} \quad 1 -> \\ S\_AXIS\_VALID \\ \text{Disabled} \quad 0 -> \\ S\_AXIS\_VALID \\ \text{Disabled}$ 

## $Tx\_Bit\_Count register$

• Absolute Address: 0x43C00014

• Base Offset: 0x14

• Size: 0x4

Modem status data

Bits	Identifier	Access	Reset	Name
31:0	tx_bit_counter	r	0x0	Tx Bit Count

 $tx\_bit\_counter\ field$  Count of data requests made by modem

#### $Tx\_Enable\_Count register$

• Absolute Address: 0x43C00018

• Base Offset: 0x18

• Size: 0x4

Modem status data

Bits	Identifier	Access	Reset	Name
31:0	tx_ena_counter	r	0x0	Tx Enable Count

tx\_ena\_counter field Number of clocks on which Tx Enable is active

#### Fb\_FreqWord register

• Absolute Address: 0x43C0001C

• Base Offset: 0x1C

• Size: 0x4

Set Modem Data Rate

Bits	Identifier	Access	Reset	Name
31:0	config_data	rw	0x0	Frequency Control Word

<code>config\_data field</code> Sets the center frequency of the NCO as FW = Fn \*  $2^32/Fs$ , where Fn is the desired NCO frequency, and Fs is the NCO sample rate

## $TX_F1_FreqWord$ register

• Absolute Address: 0x43C00020

• Base Offset: 0x20

• Size: 0x4

Set Modulator F1 Frequency

Bits	Identifier	Access	Reset	Name
31:0	$config\_data$	rw	0x0	Frequency Control Word

<code>config\_data field</code> Sets the center frequency of the NCO as FW = Fn \*  $2^32/Fs$ , where Fn is the desired NCO frequency, and Fs is the NCO sample rate

#### $TX_F2_FreqWord\ register$

• Absolute Address: 0x43C00024

• Base Offset: 0x24

• Size: 0x4

Set Modulator F2 Frequency

Bits	Identifier	Access	Reset	Name
31:0	config_data	rw	0x0	Frequency Control Word

**config\_data field** Sets the center frequency of the NCO as FW = Fn  $^*$   $2^32/Fs$ , where Fn is the desired NCO frequency, and Fs is the NCO sample rate

#### RX\_F1\_FreqWord register

• Absolute Address: 0x43C00028

• Base Offset: 0x28

• Size: 0x4

Set Demodulator F1 Frequency

Bits	Identifier	Access	Reset	Name
31:0	$config\_data$	rw	0x0	Frequency Control Word

<code>config\_data field</code> Sets the center frequency of the NCO as FW = Fn \*  $2^32/Fs$ , where Fn is the desired NCO frequency, and Fs is the NCO sample rate

## $RX_F2_FreqWord\ register$

• Absolute Address: 0x43C0002C

• Base Offset: 0x2C

• Size: 0x4

Set Demodulator F2 Frequency

Bits	Identifier	Access	Reset	Name
31:0	$config\_data$	rw	0x0	Frequency Control Word

**config\_data field** Sets the center frequency of the NCO as FW = Fn  $^*$  2^32/Fs, where Fn is the desired NCO frequency, and Fs is the NCO sample rate

## LPF\_Config\_0 register

• Absolute Address: 0x43C00030

• Base Offset: 0x30

• Size: 0x4

Configure PI controller and low-pass filter

Bits	Identifier	Access	Reset	Name
0	lpf_freeze	rw	0x0	Freeze the accumulator's current value
1	$lpf\_zero$	rw	0x0	Hold the PI Accumulator at zero
15:2	$prbs\_reserved$	W	0x0	_
31:16	$lpf\_alpha$	rw	0x0	Lowpass IIR filter alpha

lpf\_freeze field 0 -> Normal operation 1 -> Freeze current value

 $lpf\_zero field 0 -> Normal operation 1 -> Zero and hold accumulator$ 

lpf\_alpha field Value controls the filter rolloff

## LPF\_Config\_1 register

• Absolute Address: 0x43C00034

• Base Offset: 0x34

• Size: 0x4

Configure PI controller and low-pass filter

Bits	Identifier	Access	Reset	Name
15:0	i_gain	rw	0x0	Sets the integral gain of the PI controller integrator
31:16	p_gain	rw	0x0	Sets the proportional gain of the PI controller integrator

 $i\_gain\ field$  Integral gain value

p\_gain field Proportional gain value

## ${\bf Tx\_Data\_Width\ register}$

• Absolute Address: 0x43C00038

• Base Offset: 0x38

• Size: 0x4

Set the parallel data width of the parallel-to-serial converter

Bits	Identifier	Access	Reset	Name
7:0	$data\_width$	rw	0x8	Modem input/output data width

data\_width field Set the data width of the modem input/output

## $Rx\_Data\_Width\ register$

• Absolute Address: 0x43C0003C

• Base Offset: 0x3C

• Size: 0x4

Set the parallel data width of the serial-to-parallel converter

Bits	Identifier	Access	Reset	Name
7:0	$data\_width$	rw	0x8	Modem input/output data width

data\_width field Set the data width of the modem input/output

#### PRBS\_Control register

• Absolute Address: 0x43C00040

• Base Offset: 0x40

Configures operation of the PRBS Generator and Monitor

Bits	Identifier	Access	Reset	Name
0	prbs_sel	rw	0x0	PRBS Data Select
1	prbs_error_insert	W	0x0	PRBS Error Insert
2	$prbs\_clear$	W	0x0	PRBS Clear Counters
3	prbs_manual_sync	W	0x0	PRBS Manual Sync
15:4	$prbs\_reserved$	W	0x0	_
31:16	prbs_sync_threshold	W	0x0	PRBS Auto Sync Threshold

prbs\_sel field 0-> Select Normal Tx Data 1-> Select PRBS Tx Data

prbs\_error\_insert field  $0 \rightarrow 1$ : Insert bit error in Tx data (both Normal and PRBS)  $1 \rightarrow 0$ : Insert bit error in Tx data (both Normal and PRBS)

 $prbs\_clear\ field \quad 0 -> 1: Clear\ PRBS\ Counters\ 1 -> 0: Clear\ PRBS\ Counters$ 

**prbs\_manual\_sync field**  $0 \to 1$ : Synchronize PRBS monitor  $1 \to 0$ : Synchronize PRBS monitor

 ${\bf prbs\_sync\_threshold}$  field ~0: Auto Sync Disabled N >0: Auto sync after N errors

#### PRBS\_Initial\_State register

• Absolute Address: 0x43C00044

• Base Offset: 0x44

• Size: 0x4

PRBS Initial State

Bits	Identifier	Access	Reset	Name
31:0	config_data	rw	0x0	PRBS Seed

config\_data field Sets the starting value of the PRBS generator

#### PRBS\_Polynomial register

• Absolute Address: 0x43C00048

• Base Offset: 0x48

## PRBS Polynomial

Bits	Identifier	Access	Reset	Name
31:0	$config\_data$	rw	0x0	PRBS Polynomial

 ${f config\_data}$  field Bit positions set to '1' indicate polynomial feedback positions

## PRBS\_Error\_Mask register

• Absolute Address: 0x43C0004C

• Base Offset: 0x4C

• Size: 0x4

#### PRBS Error Mask

Bits	Identifier	Access	Reset	Name
31:0	$config\_data$	rw	0x0	PRBS Error Mask

**config\_data field** Bit positions set to '1' indicate bits that are inverted when a bit error is inserted

## ${\bf PRBS\_Bit\_Count\ register}$

• Absolute Address: 0x43C00050

• Base Offset: 0x50

• Size: 0x4

#### PRBS Bits Received

Bits	Identifier	Access	Reset	Name
31:0	status_data	r	0x0	PRBS Bits Received

**status\_data field** Number of bits received by the PRBS monitor since last BER can be calculated as the ratio of received bits to errored-bits

## PRBS\_Error\_Count register

• Absolute Address: 0x43C00054

• Base Offset: 0x54

#### PRBS Bit Errors

Bits	Identifier	Access	Reset	Name
31:0	status_data	r	0x0	PRBS Bit Errors

status\_data field Number of errored-bits received by the PRBS monitor since last sync BER can be calculated as the ratio of received bits to errored-bits

## LPF\_Accum\_F1 register

• Absolute Address: 0x43C00058

• Base Offset: 0x58

• Size: 0x4

Value of the F1 PI Controller Accumulator

Bits	Identifier	Access	Reset	Name
31:0	$status\_data$	r	0x0	PI Controller Accumulator Value

status\_data field PI Controller Accumulator Value

#### LPF\_Accum\_F2 register

• Absolute Address: 0x43C0005C

• Base Offset: 0x5C

• Size: 0x4

Value of the F2 PI Controller Accumulator

Bits	Identifier	Access	Reset	Name
31:0	status_data	r	0x0	PI Controller Accumulator Value

status\_data field PI Controller Accumulator Value

## $axis\_xfer\_count\ register$

• Absolute Address: 0x43C00060

• Base Offset: 0x60

• Size: 0x4

Modem status data

Bits	Identifier	Access	Reset	Name
31:0	$xfer\_count$	r	0x0	S_AXIS Transfers

 $\mathbf{xfer}$ \_count field Number completed S\_AXIS transfers