

AOD452A

N-Channel SDMOS[™] POWER Transistor

General Description


The AOD452A is fabricated with SDMOSTM trench technology that combines excellent $R_{DS(ON)}$ with low gate charge. The result is outstanding efficiency with controlled switching behavior. This universal technology is well suited for PWM, load switching and general purpose applications.


Features

$$\begin{split} &V_{DS} \, (V) = 25V \\ &I_{D} = 55A & (V_{GS} = 10V) \\ &R_{DS(ON)} < 8m\Omega & (V_{GS} = 10V) \\ &R_{DS(ON)} < 14m\Omega & (V_{GS} = 4.5V) \end{split}$$

100% UIS Tested! 100% R_g Tested!







Absolute Maximum Ratings T _A =25°C unless otherwise noted								
Parameter		Symbol Maximum		Units				
Drain-Source Voltage		V_{DS}	25	V				
Gate-Source Voltage		V_{GS}	±20	V				
Continuous Drain	T _C =25°C		55					
Current ^G	T _C =100°C	I _D	43	7				
Pulsed Drain Current ^C		I _{DM}	120	A				
Pulsed Forward Diode Current ^C		I _{SM}	120					
Avalanche Current ^C		I _{AR}	35					
Repetitive avalanche energy L=50µH ^C		E _{AR}	31	mJ				
Power Dissipation ^B Power Dissipation ^A	T _C =25°C	В	50	10/				
	T _C =100°C	$-P_{D}$	25	W				
	T _A =25°C	Ь	2.5	10/				
	T _A =70°C	P _{DSM}	1.6	W				
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 175	°C				

Thermal Characteristics									
Parameter	Symbol	Тур	Max	Units					
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{ heta JA}$	14.2	20	°C/W				
Maximum Junction-to-Ambient A	Steady-State	Г√өЈА	39	50	°C/W				
Maximum Junction-to-Case ^B	Steady-State	$R_{\theta JC}$	2.5	3	°C/W				
Maximum Junction-to-TAB ^B	Steady-State	$R_{\theta JC\text{-TAB}}$	2.7	3.2	°C/W				

Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Тур	Max	Units					
STATIC PARAMETERS											
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250uA, V _{GS} =0V	25			V					
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =25V, V _{GS} =0V			10						
		T _J =55°C			50	μА					
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V			100	nA					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_D=250\mu A$	1.2	2	3	V					
$I_{D(ON)}$	On state drain current	V_{GS} =10V, V_{DS} =5V	120			Α					
R _{DS(ON)}	Static Drain-Source On-Resistance	V_{GS} =10V, I_D =30A		6	8	mΩ					
		T _J =125°C		8.6	12	11122					
		V_{GS} =4.5V, I_D =20A		11.5	14	mΩ					
g _{FS}	Forward Transconductance	V_{DS} =5V, I_{D} =30A		50		S					
V_{SD}	Diode Forward Voltage	I _S =1A, V _{GS} =0V		0.7	1	V					
I _S	Maximum Body-Diode Continuous Current				55	Α					
DYNAMIC	PARAMETERS										
C _{iss}	Input Capacitance		990	1180	1450	pF					
C _{oss}	Output Capacitance	V_{GS} =0V, V_{DS} =12.5V, f=1MHz	210	275	350	pF					
C_{rss}	Reverse Transfer Capacitance		125	175	245	pF					
R_g	Gate resistance	V_{GS} =0V, V_{DS} =0V, f=1MHz	1.1	1.7	2.5	Ω					
SWITCHII	NG PARAMETERS										
Q _g (10V)	Total Gate Charge		18	21.7	26	nC					
Q _g (4.5V)	Total Gate Charge	V _{GS} =10V, V _{DS} =12.5V, I _D =30A	9	11	13	nC					
Q_{gs}	Gate Source Charge	\[\frac{1}{3} \text{V} \text{S} \\ \text{V} \\ \text{D} \\ \text{S} \\ \text{T} \\ \text{D} \\ \text{S} \\ \text{T} \\ \text{T} \\ \text{D} \\ \text{T} \\	3	4	5	nC					
Q_{gd}	Gate Drain Charge		4.5	6.4	9	nC					
t _{D(on)}	Turn-On DelayTime			6.8		ns					
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =12.5V, R_L =0.42 Ω ,		13.8		ns					
$t_{D(off)}$	Turn-Off DelayTime	$R_{GEN}=3\Omega$		21.5		ns					
t _f	Turn-Off Fall Time]		8.7		ns					
t _{rr}	Body Diode Reverse Recovery Time	I _F =30A, dI/dt=500A/μs	8.4	10.6	13	ns					
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =30A, dI/dt=500A/μs	13	16	20	nC					


A: The value of R $_{0,JA}$ is measured with the device mounted on 1in 2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C. The Power dissipation P_{DSM} is based on R $_{0,JA}$ and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature of 175°C may be used if the PCB allows it.

- C: Repetitive rating, pulse width limited by junction temperature $T_{J(MAX)}$ =175°C.
- D. The R $_{\theta JA}$ is the sum of the thermal impedence from junction to case R $_{\theta JC}$ and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using $<300\,\mu s$ pulses, duty cycle 0.5% max.
- F. These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =175°C.
- G. The maximum current rating is limited by bond-wires.
- H. These tests are performed with the device mounted on 1 in FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C. The SOA curve provides a single pulse rating.

Rev1 : Feb 2010

COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B. The power dissipation P_D is based on $T_{J(MAX)}$ =175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.






Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




Figure 12: Single Pulse Avalanche capability




Figure 13: Power De-rating (Note B)





Figure 14: Current De-rating (Note B)



Pulse Width (s)
Figure 15: Single Pulse Power Rating Junction-toAmbient (Note H)




Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)




Figure 17: Diode Reverse Recovery Charge and Peak Current vs. Conduction Current




Figure 18: Diode Reverse Recovery Time and Softness Factor vs. Conduction Current




Figure 19: Diode Reverse Recovery Charge and Peak Current vs. di/dt







Figure 20: Diode Reverse Recovery Time and Softness Factor vs. di/dt


Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

