






















Title			
Size A3	Number		Revision
Date:	6/03/2026	Sheet of	
File:	F:\A_TEST\JPWR_Manage.SchDoc	Drawn By:	



Title		
Size	Number	Revision
A4		
Date:	6/03/2026	Sheet of
File:	F:\A_TEST\1\FPGA_Config.SchDoc	Drawn By:




Title			
Size A3	Number		Revision
Date:	6/03/2026	Sheet of	
File:	F:\A TEST\FPGA PWR SchDoc	Drawn By:	


1		2		3		4															
A	U2D BANK 16 IO_0_16 IO_L1P_T0_16 IO_L1N_T0_16 IO_L2P_T0_16 IO_L2N_T0_16 IO_L3P_T0_DQS_16 IO_L3N_T0_DQS_16 IO_L4P_T0_16 IO_L4N_T0_16 IO_L5P_T0_16 IO_L5N_T0_16 IO_L6P_T0_16 IO_L6N_T0_VREF_16 IO_L7P_T1_16 IO_L7N_T1_16 IO_L8P_T1_16 IO_L8N_T1_16 IO_L9P_T1_DQS_16 IO_L9N_T1_DQS_16 IO_L10P_T1_16 IO_L10N_T1_16 IO_L11P_T1_SRCC_16 IO_L11N_T1_SRCC_16 IO_L12P_T1_MRCC_16 IO_L12N_T1_MRCC_16 IO_L13P_T2_MRCC_16 IO_L13N_T2_MRCC_16 IO_L14P_T2_SRCC_16 IO_L14N_T2_SRCC_16 IO_L15P_T2_DQS_16 IO_L15N_T2_DQS_16 IO_L16P_T2_16 IO_L16N_T2_16 IO_L17P_T2_16 IO_L17N_T2_16 IO_L18P_T2_16 IO_L18N_T2_16 IO_L19P_T3_16 IO_L19N_T3_VREF_16 IO_L20P_T3_16 IO_L20N_T3_16 IO_L21P_T3_DQS_16 IO_L21N_T3_DQS_16 IO_L22P_T3_16 IO_L22N_T3_16 IO_L23P_T3_16 IO_L23N_T3_16 IO_L24P_T3_16 IO_L24N_T3_16 IO_25_16 F15 F13 F14 F16 F17 C14 C15 E13 E14 E16 D16 D14 D15 B15 B16 C13 B13 A15 A16 A13 A14 B17 B18 D17 C17 C18 C19 E19 D19 F18 E18 B20 A20 A18 A19 F19 F20 D20 C20 C22 B22 B21 A21 E22 D22 E21 D21 G21 G22 F21 Current_Settingout0 Current_Settingout1 SFDX2_TX cLED1_TRX_G cLED1_TRX_R cLED2_TRX_G SRX1_TX CLK_LED_G CLK_LED_R REF_SEL PLL_LOCK PLL_SCLK PLL_CE PLL_MOSI PPS_IN_EXT USER_LED_G USER_LED_R cLED1_RX2_G cLED1_RX2_R cLED2_TRX_R SRX2_TX cTXDRV_PWEN1 cLED2_RX2_R cTXDRV_PWEN2 cLED2_RX2_G SFDX1_TX Work_Status SFDX2_RX SRX2_RX SFDX1_RX SRX1_RX BANK内单端可互换 XC7A75T-1FGG484I							U2E BANK 34 IO_0_34 IO_L1P_T0_34 IO_L1N_T0_34 IO_L2P_T0_34 IO_L2N_T0_34 IO_L3P_T0_DQS_34 IO_L3N_T0_DQS_34 IO_L4P_T0_34 IO_L4N_T0_34 IO_L5P_T0_34 IO_L5N_T0_34 IO_L6P_T0_34 IO_L6N_T0_VREF_34 IO_L7P_T1_34 IO_L7N_T1_34 IO_L8P_T1_34 IO_L8N_T1_34 IO_L9P_T1_DQS_34 IO_L9N_T1_DQS_34 IO_L10P_T1_34 IO_L10N_T1_34 IO_L11P_T1_SRCC_34 IO_L11N_T1_SRCC_34 IO_L12P_T1_MRCC_34 IO_L12N_T1_MRCC_34 IO_L13P_T2_MRCC_34 IO_L13N_T2_MRCC_34 IO_L14P_T2_SRCC_34 IO_L14N_T2_SRCC_34 IO_L15P_T2_DQS_34 IO_L15N_T2_DQS_34 IO_L16P_T2_34 IO_L16N_T2_34 IO_L17P_T2_34 IO_L17N_T2_34 IO_L18P_T2_34 IO_L18N_T2_34 IO_L19P_T3_34 IO_L19N_T3_VREF_34 IO_L20P_T3_34 IO_L20N_T3_34 IO_L21P_T3_DQS_34 IO_L21N_T3_DQS_34 IO_L22P_T3_34 IO_L22N_T3_34 IO_L23P_T3_34 IO_L23N_T3_34 IO_L24P_T3_34 IO_L24N_T3_34 IO_25_34 T3 T1 T1 T2 V2 R3 R2 W2 Y2 W1 Y1 U3 V3 V3 AA1 AB1 AB3 AB2 Y3 AA3 AA5 AB5 Y4 AA4 V4 W4 R4 T4 T5 U5 W6 W5 U6 V5 R6 T6 Y6 AA6 V7 W7 AB7 AB6 V9 V8 AB8 Y8 Y7 W9 Y9 U7 FPGA_GPIO3 FPGA_GPIO0 FPGA_GPIO1 FPGA_GPIO2 FPGA_GPIO5 FPGA_GPIO4 FPGA_GPIO6 FPGA_GPIO7 BANK内单端可互换 XC7A75T-1FGG484I							U2F BANK 35 IO_0_35 IO_L1P_T0_AD4P_35 IO_L1N_T0_AD4N_35 IO_L2P_T0_AD12P_35 IO_L2N_T0_AD12N_35 IO_L3P_T0_DQS_AD5P_35 IO_L3N_T0_DQS_AD5N_35 IO_L4P_T0_35 IO_L4N_T0_35 IO_L5P_T0_AD13P_35 IO_L5N_T0_AD13N_35 IO_L6P_T0_35 IO_L6N_T0_VREF_35 IO_L7P_T1_AD6P_35 IO_L7N_T1_AD6N_35 IO_L8P_T1_AD14P_35 IO_L8N_T1_AD14N_35 IO_L9P_T1_DQS_AD7P_35 IO_L9N_T1_DQS_AD7N_35 IO_L10P_T1_AD15P_35 IO_L10N_T1_AD15N_35 IO_L11P_T1_SRCC_35 IO_L11N_T1_SRCC_35 IO_L12P_T1_MRCC_35 IO_L12N_T1_MRCC_35 IO_L13P_T2_MRCC_35 IO_L13N_T2_MRCC_35 IO_L14P_T2_SRCC_35 IO_L14N_T2_SRCC_35 IO_L15P_T2_DQS_35 IO_L15N_T2_DQS_35 IO_L16P_T2_35 IO_L16N_T2_35 IO_L17P_T2_35 IO_L17N_T2_35 IO_L18P_T2_35 IO_L18N_T2_35 IO_L19P_T3_35 IO_L19N_T3_VREF_35 IO_L20P_T3_35 IO_L20N_T3_35 IO_L21P_T3_DQS_35 IO_L21N_T3_DQS_35 IO_L22P_T3_35 IO_L22N_T3_35 IO_L23P_T3_35 IO_L23N_T3_35 IO_L24P_T3_35 IO_L24N_T3_35 IO_25_35 F4 B1 A1 C2 B2 E1 D1 E2 D2 G1 F1 F3 E3 K1 J1 H2 G2 K2 J2 J5 H5 H3 G3 H4 G4 K4 J4 L3 K3 M1 L1 M3 M2 K6 J6 L5 L4 N4 N3 R1 P1 P5 P4 P2 N2 M6 M5 P6 N5 L6 FX3_DQ6 FX3_DQ1 FX3_DQ0 FX3_CTL9 FX3_CTL2 FX3_DQ2 FX3_DQ5 FX3_DQ15 FX3_CTL12 FX3_DQ10 FX3_DQ31 FX3_DQ3 FX3_DQ4 FX3_DQ9 FX3_CTL4 FX3_DQ28 FX3_DQ30 FX3_CTL7 FX3_DQ24 FX3_CTL1 FX3_CTL0 FX3_DQ11 FX3_DQ8 FX3_DQ13 FX3_DQ12 FX3_INT FX3_DQ7 FX3_PCLK FX3_DQ14 FX3_DQ26 FX3_CTL3 FX3_CTL11 FX3_DQ23 FX3_CTL5 FX3_DQ17 FX3_CTL8 FX3_DQ27 AUX_PWR_ON FX3_GPIO55 FX3_DQ29 FX3_DQ19 FX3_DQ22 FX3_GPIO54 SHDN_SW FX3_DQ21 FX3_DQ16 FX3_DQ18 FX3_DQ25 FX3_DQ20 BANK内单端可互换 XC7A75T-1FGG484I						
	B																				
C																					
D																					
Title Size A4 Number Revision Date: 6/03/2026 Sheet of File: F:\A_TEST\1\FPGA_BANK2.SchDoc Drawn By:																					
1		2		3		4															

U2D	
BANK 16	IO_0_16
	IO_L1P_T0_16
	IO_L1N_T0_16
	IO_L2P_T0_16
F15	Current_Settingout0
	Current_Settingout1
	SFDX2_TX
C14	cLED1_TRX_G
	cLED1_TRX_R
	cLED2_TRX_G
D16	SRX1_TX
	CLK_LED_G
	CLK_LED_R
	REF_SEL
B16	PLL_LOCK
	PLL_SCLK
	PLL_CE
	PLL_MOSI
A14	PPS_IN_EXT
	USER_LED_G
	USER_LED_R
	cLED1_RX2_G
C17	cLED1_RX2_R
	cLED2_TRX_R
	SRX2_TX
D19	
F18	cTXDRV_PWEN1
	cLED2_RX2_R
	cTXDRV_PWEN2
	cLED2_RX2_G
B20	
	SFDX1_TX
	Work_Status
A18	
C20	SFDX2_RX
	SRX2_RX
D21	SFDX1_RX
	SRX1_RX
G22	
XC7A75T-1FGG484I	
BANK内单端可互换	


U2E	
BANK 34	IO_0_34
	IO_L1P_T0_34
	IO_L1N_T0_34
	IO_L2P_T0_34
T3	
U1	
U2	
Y2	FPGA_GPIO3
W1	FPGA_GPIO0
U3	
Y3	FPGA_GPIO1
	FPGA_GPIO2
	FPGA_GPIO5
AA1	
AB1	
AB3	
AB2	
Y3	FPGA_GPIO4
	FPGA_GPIO6
	FPGA_GPIO7
AA3	
AA5	
AB5	
Y4	
AA4	
V4	BANK内单端可互换
W4	
R4	
T4	
U5	
W5	
U6	
V5	
R6	
T6	
Y6	
AA6	
V7	
W7	
AB7	
AB6	
V9	
W8	
Y8	
AA8	
AB8	
V7	
W9	
Y9	
U7	
XC7A75T-1FGG484I	
BANK内单端可互换	

U2F	
BANK 35	IO_0_35
	IO_L1P_T0_AD4P_35
	IO_L1N_T0_AD4N_35
	IO_L2P_T0_AD12P_35
F4	FX3_DQ6
	FX3_DQ1
	FX3_DQ0
	FX3_CTL9
B1	FX3_CTL2
	FX3_DQ2
	FX3_DQ5
	FX3_DQ15
D2	FX3_CTL12
	FX3_DQ10
	FX3_DQ31
	FX3_DQ3
E3	FX3_DQ4
	FX3_DQ9
	FX3_CTL4
	FX3_DQ28
G1	FX3_DQ30
	FX3_CTL7
	FX3_DQ24
	FX3_CTL1
J1	FX3_CTL0
	FX3_DQ11
	FX3_DQ8
	FX3_DQ13
H2	FX3_DQ12
	FX3_INT
	FX3_DQ7
	FX3_PCLK
K3	FX3_DQ14
	FX3_DQ26
	FX3_CTL3
	FX3_CTL11
M3	FX3_DQ23
	FX3_CTL6
	FX3_CTL5
	FX3_DQ17
L5	FX3_CTL8
	FX3_DQ27
	AUX_PWR_ON
	FX3_GPIO55
N3	FX3_DQ29
	FX3_DQ19
	FX3_DQ22
	FX3_GPIO54
P1	SHDN_SW
	FX3_DQ21
	FX3_DQ16
	FX3_DQ18
M6	FX3_DQ25
	FX3_DQ20
XC7A75T-1FGG484I	
BANK内单端可互换	







Title		
Size	Number	Revision
A3		
Date:	6/03/2026	Sheet of
File:	F:\A_TEST\RF_Front-End1.SchDoc	Drawn By:



Title		
Size A3	Number	Revision
Date: 6/03/2026	Sheet of	
File: F:\A_TEST\RF_Front-End2.SchDoc	Drawn By:	





Title		
Size A3	Number	Revision
Date: 6/03/2026	Sheet of	
File: F:\A_TEST\...\CLOCK.SchDoc	Drawn By:	

