OPENSOURCESDRLAB DOCUMENTATION

XC7Z100-ADRV9371 Schematic

Product	XC7Z100-ADRV9371
Document	OSSDRLAB-XC7Z100-ADRV9371-SCH
Version	1.0
Date	2026-11-12

This document contains the circuit schematic (revision V1.0) of the OpenSourceSDRLab XC7Z100-ADRV9371 board, exported from Altium Designer (A2/A3/A4 sheets). The twenty schematic sheets follow this cover page.


© 2026 OpenSourceSDRLab. All rights reserved. · www.opensourcesdrlab.com

Sheet	Content
1	Power supply: 12 V DC input and fuse, MP8774 / MP2145 buck regulators (5 V, 3.3 V, 1.8 V, 1.35 V, 1.0 V), MGT supplies, LP5907 LDO, power-good signals
2	Zynq PS core: PS clock and reset, configuration and JTAG, boot-mode switch, MIO assignments (QSPI, SD card, USB ULPI, Ethernet RGMII, UART0), status LEDs
3	Zynq HR I/O banks (banks 9–13): ADRV9371 control and GPIO, GPS, extension LVDS pairs
4	Zynq HP I/O banks (banks 33–35): PL DDR3 interface and system clock
5	Zynq GTX transceiver bank 112: JESD204B SERDES lanes and reference clocks
6	Zynq PS DDR bank: PS DDR3 interface
7	Zynq power pins and decoupling
8	PS DDR3 memory (MT41K256M16, 1 GB)
9	PL DDR3 memory (MT41K256M16, 1 GB)
10	Two W25Q256 QSPI flash devices, microSD card slot
11	USB 2.0: USB3320 ULPI PHY and USB Type-C connector
12	Gigabit Ethernet: RTL8211F RGMII PHY and RJ45 jack
13	Debug port: FT2232H USB-JTAG and USB-UART bridge on the DEBUG Type-C connector
14	RF receive inputs: RX1, RX2, ORX1, ORX2 baluns and connectors
15	AD9371 RF pins, TX1 and TX2 baluns, external TX/RX LO inputs
16	Clocking: AD9528 clock generator, 122.88 MHz VCXO, reference clock input, status LEDs, SPI level translation
17	AD9371 GPIO, SPI control and JESD204B SERDES interface
18	AD9371 power pins and decoupling
19	AD9371 power module: ADP5054 quad regulator (1.3 V analog, 1.3 V digital, 1.8 V, 3.3 V), filtering, enables, clock supply
20	Other interfaces: M24C02 EEPROM, MAX-M10S GPS module with MMCX antenna input, 60-pin extension connector (24 LVDS pairs)


Product page: https://opensourcesdrlab.com/products/opensourcesdrlab-high-performance-ad9371-board-for-fpga-sdr-with-silver-shell-1


Questions about the hardware: support@opensourcesdrlab.com

© 2026 OpenSourceSDRLab. All rights reserved. · www.opensourcesdrlab.com




Title			
Size	Number		Revision
A2			
Date:	12/29/2025	Sheet of	
File:		Drawn By:	



U1I
FPGA_TDI P10
FPGA_TDO Y10
FPGA_TCK Y12
FPGA_TMS V10
TDI_0
TDO_0
TCK_0
TMS_0
VCC3V3
R8 5.1K
FPGA_DONE AA9
W9
DONE_0
INIT_B_0
R10 5.1K
Y9
V9
PROGRAM_B_0
CFGBVS_0
R15
T14
VP_0
VN_0
T15
R14
VREFP_0
VREFN_0
U15
U14
DXP_0
DXN_0
XC7Z045-2FFG900I
GND
U1J
PS_CLK_500
PS_POR_B_500
PS_SRST_B_501
PS_MIO_VREF_501
PS_MIO0_500
PS_MIO1_500
PS_MIO2_500
PS_MIO3_500
PS_MIO4_500
PS_MIO5_500
PS_MIO6_500
PS_MIO7_500
PS_MIO8_500
PS_MIO9_500
PS_MIO10_500
PS_MIO11_500
PS_MIO12_500
PS_MIO13_500
PS_MIO14_500
PS_MIO15_500
PS_MIO16_501
PS_MIO17_501
PS_MIO18_501
PS_MIO19_501
PS_MIO20_501
PS_MIO21_501
PS_MIO22_501
PS_MIO23_501
PS_MIO24_501
PS_MIO25_501
PS_MIO26_501
PS_MIO27_501
PS_MIO28_501
PS_MIO29_501
PS_MIO30_501
PS_MIO31_501
PS_MIO32_501
PS_MIO33_501
PS_MIO34_501
PS_MIO35_501
PS_MIO36_501
PS_MIO37_501
PS_MIO38_501
PS_MIO39_501
PS_MIO40_501
PS_MIO41_501
PS_MIO42_501
PS_MIO43_501
PS_MIO44_501
PS_MIO45_501
PS_MIO46_501
PS_MIO47_501
PS_MIO48_501
PS_MIO49_501
PS_MIO50_501
PS_MIO51_501
PS_MIO52_501
PS_MIO53_501
A22 PS_CLK
D21 PS_POR_B
B19
H19
F24 SPI2_CS
D23 SPI1_CS
F23 SPI1_DQ0/MIO2
C23 SPI1_DQ1/MIO3
E23 SPI1_DQ2/MIO4
C24 SPI1_DQ3/MIO5
D24 SPI1_SCK/MIO6
B24 PS_MIO7 PS_LED
C21 PS_MIO8
A24 SPI2_SCK
E22 SPI2_DQ0
A23 SPI2_DQ1
E21 SPI2_DQ2
F22 SPI2_DQ3
B22 UART_RXD
C22 UART_TXD
L19 PHY_TXCLK
K21 PHY_TXD0
K20 PHY_TXD1
J20 PHY_TXD2
M20 PHY_TXD3
J19 PHY_TXCTL
L20 PHY_RXCLK
J21 PHY_RXD0
M19 PHY_RXD1
G19 PHY_RXD2
M17 PHY_RXD3
G20 PHY_RXCTL
L17 OTG_DATA4
H22 OTG_DIR
L18 OTG_STP
H21 OTG_NXT
K17 OTG_DATA0
G22 OTG_DATA1
K18 OTG_DATA2
G21 OTG_DATA3
H17 OTG_CLK
B21 OTG_DATA5
A20 OTG_DATA6
F18 OTG_DATA7
B20 SD_CLK
J18 SD_CMD
D20 SD_D0
E18 SD_D1
E20 SD_D2
H18 SD_D3
F20 OTG_RST
A18
C19
D18
A19
F19
D19 PHY_MDC
C18 PHY_MDIO
XC7Z100-2FFG900I
VCC3V3
VCC1V8
R2 4.7K
R3 4.7K
R4 4.7K
R9 4.7K
GND
BOOT1
2P拨码开关
R1 5.1K
R5 5.1K SPI1_DQ2/MIO4
R6 5.1K SPI1_DQ3/MIO5
R7 5.1K
PS_MIO8 R11 5.1K
SPI1_DQ0/MIO2 R12 5.1K
SPI1_DQ1/MIO3 R13 5.1K
SPI1_SCK/MIO6 R14 5.1K
PS_MIO7 R15 5.1K
IC1
GND
RESET
VCC
MAX809TTRG
R16 30.6R
PS_POR_B
SW1
C1 100nF
C2 100nF
PS_LED
FPGA_DONE
R17 240R
R18 499R
R19 499R
R20 240R
White1
RED1
BLUE1
C3 0.1uF
Y1
OE
GND
VDD
OUT
33.3M/有源
R21 33R
PS_CLK
Title
Size A4
Number
Revision
Date: 12/29/2025
Sheet of
File:
Drawn By:


U1B
BANK 10
IO_0_10 AA13
IO_L1P_T0_10 AK13 SYNCINB0_P
IO_L1N_T0_10 AK12 SYNCINB0_N
IO_L2P_T0_10 AH18 AD9371_GPIO1
IO_L2N_T0_10 AJ18 AD9371_GPIO12
IO_L3P_T0_DQS_10 AJ14 SYNCINB1_P
IO_L3N_T0_DQS_10 AJ13 SYNCINB1_N
IO_L4P_T0_10 AJ16 AD9371_GPIO5
IO_L4N_T0_10 AK16 AD9371_GPIO6
IO_L5P_T0_10 AJ15 SYNCOUTB0_P
IO_L5N_T0_10 AK15 SYNCOUTB0_N
IO_L6P_T0_10 AH17 AD9371_GPIO18
IO_L6N_T0_VREF_10 AH16 AD9371_GPIO3
IO_L7P_T1_10 AE12 FMC_CLK_RESETB
IO_L7N_T1_10 AF12
IO_L8P_T1_10 AH14
IO_L8N_T1_10 AH13 TX2_ENABLE
IO_L9P_T1_DQS_10 AD14 RX2_ENABLE
IO_L9N_T1_DQS_10 AD13 AD9371_GPIO16
IO_L10P_T1_10 AG12 SPI_CS1
IO_L10N_T1_10 AH12 SPI_DIN
IO_L11P_T1_SRCC_10 AE13 AD9371_GPIO17
IO_L11N_T1_SRCC_10 AF13 SPI_DOUT
IO_L12P_T1_MRCC_10 AF14
IO_L12N_T1_MRCC_10 AG14
IO_L13P_T2_MRCC_10 AG17
IO_L13N_T2_MRCC_10 AG16
IO_L14P_T2_SRCC_10 AF15 FPGA_SYSREF_P
IO_L14N_T2_SRCC_10 AG15 FPGA_SYSREF_N
IO_L15P_T2_DQS_10 AF18 AD9371_GPIO0
IO_L15N_T2_DQS_10 AF17 AD9371_GPIO2
IO_L16P_T2_10 AE16 TEST
IO_L16N_T2_10 AE15 RX1_ENABLE
IO_L17P_T2_10 AE18 GP_INTERRUPT
IO_L17N_T2_10 AE17 AD9371_GPIO13
IO_L18P_T2_10 AD16 AD9371_GPIO10
IO_L18N_T2_10 AD15 AD9371_GPIO11
IO_L19P_T3_10 AC14 AD9371_GPIO15
IO_L19N_T3_VREF_10 AC13 AD9371_GPIO8
IO_L20P_T3_10 AA15 AD9371_GPIO9
IO_L20N_T3_10 AA14 SPI_CS0
IO_L21P_T3_DQS_10 AB12 SPI_CLK
IO_L21N_T3_DQS_10 AC12 FMC_SYSREF_REQUEST
IO_L22P_T3_10 AB15 TX1_ENABLE
IO_L22N_T3_10 AB14 AD9371_GPIO14
IO_L23P_T3_10 AC17 AD9371_GPIO7
IO_L23N_T3_10 AC16 RESETB
IO_L24P_T3_10 AB17 AD9371_GPIO4
IO_L24N_T3_10 AB16
IO_25_10 AA17
XC7Z100-2FFG900I
U1C
BANK 11
IO_0_11 W23
IO_L1P_T0_11 AJ25 B11_L1_P
IO_L1N_T0_11 AK25 B11_L1_N
IO_L2P_T0_11 AK22 B11_L2_P
IO_L2N_T0_11 AK23 B11_L2_N
IO_L3P_T0_DQS_11 AJ21 B11_L3_P
IO_L3N_T0_DQS_11 AK21 B11_L3_N
IO_L4P_T0_11 AJ23 B11_L4_P
IO_L4N_T0_11 AJ24 B11_L4_N
IO_L5P_T0_11 AH23 B11_L5_P
IO_L5N_T0_11 AH24 B11_L5_N
IO_L6P_T0_11 AG22 B11_L6_P
IO_L6N_T0_VREF_11 AH22 B11_L6_N
IO_L7P_T1_11 AC24 B11_L7_P
IO_L7N_T1_11 AD24 B11_L7_N
IO_L8P_T1_11 AG24 B11_L8_P
IO_L8N_T1_11 AG25 B11_L8_N
IO_L9P_T1_DQS_11 AF23 B11_L9_P
IO_L9N_T1_DQS_11 AF24 B11_L9_N
IO_L10P_T1_11 AD21 B11_L10_P
IO_L10N_T1_11 AE21 B11_L10_N
IO_L11P_T1_SRCC_11 AD23 B11_L11_P
IO_L11N_T1_SRCC_11 AE23 B11_L11_N
IO_L12P_T1_MRCC_11 AE22 B11_L12_P
IO_L12N_T1_MRCC_11 AF22 B11_L12_N
IO_L13P_T2_MRCC_11 AG21 B11_L13_P
IO_L13N_T2_MRCC_11 AH21 B11_L13_N
IO_L14P_T2_SRCC_11 AF20 B11_L14_P
IO_L14N_T2_SRCC_11 AG20 B11_L14_N
IO_L15P_T2_DQS_11 AJ20 B11_L15_P
IO_L15N_T2_DQS_11 AK20 B11_L15_N
IO_L16P_T2_11 AK17 B11_L16_P
IO_L16N_T2_11 AK18 B11_L16_N
IO_L17P_T2_11 AH19 B11_L17_P
IO_L17N_T2_11 AJ19 B11_L17_N
IO_L18P_T2_11 AF19 B11_L18_P
IO_L18N_T2_11 AG19 B11_L18_N
IO_L19P_T3_11 AB21 B11_L19_P
IO_L19N_T3_VREF_11 AB22 B11_L19_N
IO_L20P_T3_11 W21 B11_L20_P
IO_L20N_T3_11 Y21 B11_L20_N
IO_L21P_T3_DQS_11 Y22 B11_L21_P
IO_L21N_T3_DQS_11 Y23 B11_L21_N
IO_L22P_T3_11 AA24 B11_L22_P
IO_L22N_T3_11 AB24 B11_L22_N
IO_L23P_T3_11 AA22 B11_L23_P
IO_L23N_T3_11 AA23 B11_L23_N
IO_L24P_T3_11 AC22 B11_L24_P
IO_L24N_T3_11 AC23 B11_L24_N
IO_25_11 AC21
XC7Z100-2FFG900I
U1D
BANK 12
IO_0_12 Y25
IO_L1P_T0_12 Y30
IO_L1N_T0_12 AA30
IO_L2P_T0_12 AB29
IO_L2N_T0_12 AB30
IO_L3P_T0_DQS_12 Y26
IO_L3N_T0_DQS_12 Y27
IO_L4P_T0_12 Y28
IO_L4N_T0_12 AA29
IO_L5P_T0_12 AA27
IO_L5N_T0_12 AA28
IO_L6P_T0_12 AB25
IO_L6N_T0_VREF_12 AB26
IO_L7P_T1_12 AC26
IO_L7N_T1_12 AD26
IO_L8P_T1_12 AD30
IO_L8N_T1_12 AE30
IO_L9P_T1_DQS_12 AC29
IO_L9N_T1_DQS_12 AD29
IO_L10P_T1_12 AD25
IO_L10N_T1_12 AE26
IO_L11P_T1_SRCC_12 AB27
IO_L11N_T1_SRCC_12 AC27
IO_L12P_T1_MRCC_12 AC28
IO_L12N_T1_MRCC_12 AD28
IO_L13P_T2_MRCC_12 AE28
IO_L13N_T2_MRCC_12 AF28
IO_L14P_T2_SRCC_12 AE27
IO_L14N_T2_SRCC_12 AF27
IO_L15P_T2_DQS_12 AF29
IO_L15N_T2_DQS_12 AG29
IO_L16P_T2_12 AF30
IO_L16N_T2_12 AG30
IO_L17P_T2_12 AG26
IO_L17N_T2_12 AG27
IO_L18P_T2_12 AE25
IO_L18N_T2_12 AF25
IO_L19P_T3_12 AH28
IO_L19N_T3_VREF_12 AH29
IO_L20P_T3_12 AJ30
IO_L20N_T3_12 AK30
IO_L21P_T3_DQS_12 AJ28
IO_L21N_T3_DQS_12 AJ29
IO_L22P_T3_12 AK27
IO_L22N_T3_12 AK28
IO_L23P_T3_12 AH26
IO_L23N_T3_12 AH27
IO_L24P_T3_12 AJ26
IO_L24N_T3_12 AK26
IO_25_12 AA25
XC7Z100-2FFG900I
U1E
BANK 13
IO_0_13 U21
IO_L1P_T0_13 P30
IO_L1N_T0_13 R30
IO_L2P_T0_13 T30
IO_L2N_T0_13 U30
IO_L3P_T0_DQS_13 N28
IO_L3N_T0_DQS_13 P28
IO_L4P_T0_13 N29
IO_L4N_T0_13 P29
IO_L5P_T0_13 T29
IO_L5N_T0_13 U29
IO_L6P_T0_13 R28
IO_L6N_T0_VREF_13 T28
IO_L7P_T1_13 V28
IO_L7N_T1_13 V29
IO_L8P_T1_13 W29
IO_L8N_T1_13 W30
IO_L9P_T1_DQS_13 V27
IO_L9N_T1_DQS_13 W28
IO_L10P_T1_13 W25
IO_L10N_T1_13 W26
IO_L11P_T1_SRCC_13 U25
IO_L11N_T1_SRCC_13 V26
IO_L12P_T1_MRCC_13 U26
IO_L12N_T1_MRCC_13 U27
IO_L13P_T2_MRCC_13 R25
IO_L13N_T2_MRCC_13 R26
IO_L14P_T2_SRCC_13 R27
IO_L14N_T2_SRCC_13 T27
IO_L15P_T2_DQS_13 N26
IO_L15N_T2_DQS_13 N27
IO_L16P_T2_13 P25
IO_L16N_T2_13 P26
IO_L17P_T2_13 T24
IO_L17N_T2_13 T25
IO_L18P_T2_13 P23
IO_L18N_T2_13 P24
IO_L19P_T3_13 P21
IO_L19N_T3_VREF_13 R21
IO_L20P_T3_13 T22
IO_L20N_T3_13 T23
IO_L21P_T3_DQS_13 R22
IO_L21N_T3_DQS_13 R23
IO_L22P_T3_13 U22
IO_L22N_T3_13 V22
IO_L23P_T3_13 U24
IO_L23N_T3_13 V24
IO_L24P_T3_13 V23
IO_L24N_T3_13 W24
IO_25_13 V21
XC7Z100-2FFG900I
U1A
BANK 9
IO_L6P_T0_9 Y20
IO_L6N_T0_VREF_9 AA20
IO_L11P_T1_SRCC_9 AC18
IO_L11N_T1_SRCC_9 AC19 GPS_TXD
IO_L12P_T1_MRCC_9 AD18 GPS_RXD
IO_L12N_T1_MRCC_9 AD19 PPS_INT
IO_L13P_T2_MRCC_9 AA18 FMCA_SCL
IO_L13N_T2_MRCC_9 AA19 FMCA_SDA
IO_L14P_T2_SRCC_9 AB19
IO_L14N_T2_SRCC_9 AB20
IO_L19P_T3_9 AD20
IO_L19N_T3_VREF_9 AE20
XC7Z100-2FFG900I
Title
Size A4
Number
Revision
Date: 12/29/2025
Sheet of
File:
Drawn By:



U1F
BANK 33
IO_0_VRN_33 L5
IO_L1P_T0_33 L4 PL_DDR3_D4
IO_L1N_T0_33 L3 PL_DDR3_D6
IO_L2P_T0_33 L1 PL_DDR3_D7
IO_L2N_T0_33 K1 PL_DDR3_D0
IO_L3P_T0_DQS_33 K3 PL_DDR3_DQS0_P
IO_L3N_T0_DQS_33 K2 PL_DDR3_DQS0_N
IO_L4P_T0_33 L3 PL_DDR3_DM0
IO_L4N_T0_33 L2 PL_DDR3_D5
IO_L5P_T0_33 K5 PL_DDR3_D1
IO_L5N_T0_33 J5 PL_DDR3_D2
IO_L6P_T0_33 K6 PL_DDR3_D3
IO_L6N_T0_VREF_33 J6
IO_L7P_T1_33 G2
IO_L7N_T1_33 F2 PL_DDR3_D9
IO_L8P_T1_33 H6 PL_DDR3_D8
IO_L8N_T1_33 G6 PL_DDR3_DM1
IO_L9P_T1_DQS_33 J1 PL_DDR3_DQS1_P
IO_L9N_T1_DQS_33 H1 PL_DDR3_DQS1_N
IO_L10P_T1_33 H2 PL_DDR3_D12
IO_L10N_T1_33 G1 PL_DDR3_D13
IO_L11P_T1_SRCC_33 H4 PL_DDR3_D10
IO_L11N_T1_SRCC_33 H3 PL_DDR3_D14
IO_L12P_T1_MRCC_33 G5 PL_DDR3_D11
IO_L12N_T1_MRCC_33 G4 PL_DDR3_D15
IO_L13P_T2_MRCC_33 F5
IO_L13N_T2_MRCC_33 E5 PL_DDR3_D21
IO_L14P_T2_SRCC_33 F4 PL_DDR3_D23
IO_L14N_T2_SRCC_33 F3 PL_DDR3_D19
IO_L15P_T2_DQS_33 E6 PL_DDR3_DQS2_P
IO_L15N_T2_DQS_33 D5 PL_DDR3_DQS2_N
IO_L16P_T2_33 D4 PL_DDR3_D22
IO_L16N_T2_33 D3 PL_DDR3_D18
IO_L17P_T2_33 E3 PL_DDR3_DM2
IO_L17N_T2_33 E2 PL_DDR3_D17
IO_L18P_T2_33 E1 PL_DDR3_D20
IO_L18N_T2_33 D1 PL_DDR3_D16
IO_L19P_T3_33 C4 PL_DDR3_D28
IO_L19N_T3_VREF_33 C3
IO_L20P_T3_33 B5 PL_DDR3_D30
IO_L20N_T3_33 B4 PL_DDR3_D27
IO_L21P_T3_DQS_33 A5 PL_DDR3_DQS3_P
IO_L21N_T3_DQS_33 A4 PL_DDR3_DQS3_N
IO_L22P_T3_33 C2 PL_DDR3_D24
IO_L22N_T3_33 C1 PL_DDR3_D26
IO_L23P_T3_33 B2 PL_DDR3_D31
IO_L23N_T3_33 B1 PL_DDR3_DM3
IO_L24P_T3_33 A3 PL_DDR3_D29
IO_L24N_T3_33 A2 PL_DDR3_D25
IO_25_VRP_33 L4
R22 80.6R
VCC1V35
PL_VTTREF
PL_VTTREF
R25 80.6R
GND
XC7Z100-2FFG900I
U1G
BANK 34
IO_0_VRN_34 M12
IO_L1P_T0_34 B10
IO_L1N_T0_34 A10
IO_L2P_T0_34 B9
IO_L2N_T0_34 A9
IO_L3P_T0_DQS_PUDC_B_34 A8
IO_L3N_T0_DQS_34 A7
IO_L4P_T0_34 C7
IO_L4N_T0_34 B7
IO_L5P_T0_34 C6
IO_L5N_T0_34 B6
IO_L6P_T0_34 C9
IO_L6N_T0_VREF_34 C8
IO_L7P_T1_34 J11 PL_DDR3_RESET
IO_L7N_T1_34 H11 PL_DDR3_S0
IO_L8P_T1_34 E11 PL_DDR3_A2
IO_L8N_T1_34 D11 PL_DDR3_RAS
IO_L9P_T1_DQS_34 H12 PL_DDR3_ODT0
IO_L9N_T1_DQS_34 G11 PL_DDR3_CAS
IO_L10P_T1_34 E10 PL_DDR3_A0
IO_L10N_T1_34 D10 PL_DDR3_BA2
IO_L11P_T1_SRCC_34 G10
IO_L11N_T1_SRCC_34 F10
IO_L12P_T1_MRCC_34 J9 PL_DDR3_CLK0_P
IO_L12N_T1_MRCC_34 D8 PL_DDR3_CLK0_N
IO_L13P_T2_MRCC_34 H9 SYS_CLK_P
IO_L13N_T2_MRCC_34 G9 SYS_CLK_N
IO_L14P_T2_SRCC_34 F9
IO_L14N_T2_SRCC_34 E8
IO_L15P_T2_DQS_34 J8 PL_DDR3_A3
IO_L15N_T2_DQS_34 H8 PL_DDR3_WE
IO_L16P_T2_34 F8 PL_DDR3_A10
IO_L16N_T2_34 F7 PL_DDR3_CKE0
IO_L17P_T2_34 E7 PL_DDR3_A9
IO_L17N_T2_34 D6 PL_DDR3_A13
IO_L18P_T2_34 H7 PL_DDR3_BA0
IO_L18N_T2_34 G7 PL_DDR3_A12
IO_L19P_T3_34 L7 PL_DDR3_A6
IO_L19N_T3_VREF_34 K7
IO_L20P_T3_34 J10 PL_DDR3_BA1
IO_L20N_T3_34 J9 PL_DDR3_A1
IO_L21P_T3_DQS_34 L8 PL_DDR3_A5
IO_L21N_T3_DQS_34 K8 PL_DDR3_A4
IO_L22P_T3_34 K11 PL_DDR3_A14
IO_L22N_T3_34 K10 PL_DDR3_A7
IO_L23P_T3_34 L10 PL_DDR3_A8
IO_L23N_T3_34 L9 PL_DDR3_A11
IO_L24P_T3_34 L12
IO_L24N_T3_34 K12
IO_25_VRP_34 M10
R23 80.6R
VCC1V35
R24 1K
GND
R26 80.6R
GND
XC7Z100-2FFG900I
U1H
BANK 35
IO_0_VRN_35 K16
IO_L1P_T0_AD0P_35 L15
IO_L1N_T0_AD0N_35 L14
IO_L2P_T0_AD8P_35 J13
IO_L2N_T0_AD8N_35 H13
IO_L3P_T0_DQS_AD1P_35 L13
IO_L3N_T0_DQS_AD1N_35 K13
IO_L4P_T0_35 J14
IO_L4N_T0_35 H14
IO_L5P_T0_AD9P_35 K15
IO_L5N_T0_AD9N_35 J15
IO_L6P_T0_35 J16
IO_L6N_T0_VREF_35 H16
IO_L7P_T1_AD2P_35 G17
IO_L7N_T1_AD2N_35 G16
IO_L8P_T1_AD10P_35 G15
IO_L8N_T1_AD10N_35 G14
IO_L9P_T1_DQS_AD3P_35 G12
IO_L9N_T1_DQS_AD3N_35 F12
IO_L10P_T1_AD11P_35 F13
IO_L10N_T1_AD11N_35 E12
IO_L11P_T1_SRCC_35 E13
IO_L11N_T1_SRCC_35 D13
IO_L12P_T1_MRCC_35 F15
IO_L12N_T1_MRCC_35 F14
IO_L13P_T2_MRCC_35 E16
IO_L13N_T2_MRCC_35 E15
IO_L14P_T2_AD4P_SRCC_35 D15
IO_L14N_T2_AD4N_SRCC_35 D14
IO_L15P_T2_DQS_AD12P_35 F17
IO_L15N_T2_DQS_AD12N_35 E17
IO_L16P_T2_35 D16
IO_L16N_T2_35 C16
IO_L17P_T2_AD5P_35 C17
IO_L17N_T2_AD5N_35 B16
IO_L18P_T2_AD13P_35 B17
IO_L18N_T2_AD13N_35 A17
IO_L19P_T3_35 C14
IO_L19N_T3_VREF_35 C13
IO_L20P_T3_AD6P_35 C12
IO_L20N_T3_AD6N_35 B12
IO_L21P_T3_DQS_AD14P_35 B15
IO_L21N_T3_DQS_AD14N_35 A15
IO_L22P_T3_AD7P_35 C11
IO_L22N_T3_AD7N_35 B11
IO_L23P_T3_35 B14
IO_L23N_T3_35 A14
IO_L24P_T3_AD15P_35 A13
IO_L24N_T3_AD15N_35 A12
IO_25_VRP_35 M16
XC7Z100-2FFG900I
VCC3V3
R27 4.7K
C4
0.1uF
GND
Y2
OE
N.C.
GND
VCC
OUT
OUT
C5 0.1uF SYS_CLK_P
C6 0.1uF SYS_CLK_N
200MHZ/有源
GND
Title
Size A4
Number
Revision
Date: 12/29/2025
Sheet of
File:
Drawn By:




Title		
Size A4	Number	Revision
Date: 12/29/2025		Sheet of
File:		Drawn By:





Title		
Size A4	Number	Revision
Date: 12/29/2025		Sheet of
File:		Drawn By:




Title		
Size: A3	Number	Revision
Date: 12/29/2025	Sheet of	
File:	Drawn By:	


DDR_VTT
R31 40.2R DDR3_A0
R33 40.2R DDR3_A1
R35 40.2R DDR3_A2
R37 40.2R DDR3_A3
R39 40.2R DDR3_A4
R41 40.2R DDR3_A5
R43 40.2R DDR3_A6
R46 40.2R DDR3_A7
R48 40.2R DDR3_A8
R50 40.2R DDR3_A9
R52 40.2R DDR3_A10
R54 40.2R DDR3_A11
R55 40.2R DDR3_A12
R56 40.2R DDR3_A13
R57 40.2R DDR3_A14
R32 40.2R DDR3_BA0
R34 40.2R DDR3_BA1
R36 40.2R DDR3_BA2
R38 40.2R DDR3_CKE0
R40 40.2R DDR3_WE
R42 40.2R DDR3_CAS
R44 40.2R DDR3_RAS
R47 40.2R DDR3_S0
R49 40.2R DDR3_ODT0
R51 4.7K DDR3_RESET
GND
U2A
MT41K256M16RE-125
R45 80.6R
R53 240R
U3A
R60 240R
U2B
U3B
VCC1V35
VTTREF
C123 0.1uF
C124 0.1uF
C125 0.1uF
C126 0.1uF
U2C
U3C
J1 J9 L1 NC L9 M7
C127 C128 C129 C130 C131 C132 C133 C134 C135 C136 C137 C138 C139 C140 C141 C142 C143 C144 C145 C146
IC2
TPS51200DRCR
R58 5.1K
R59 5.1K
REFIN VLDOIN VO PGND VOSNS VIN PGOOD GND EN REFOUT
VCC3V3
C147 C148 C149 C150 C151 C152 C153 C154 C155 C156 C157 C158 C159 C160 C161 C162 C163
C164 C165 C166 C167 C168 C169 C170 C171 C172 C173 C174 C175 C176 C177 C178
Title
Size A3
Number
Revision
Date: 12/29/2025
Sheet of
File:
Drawn By:



PL_DDR_VTT
R126 40.2R PL_DDR3_A0
R128 40.2R PL_DDR3_A1
R130 40.2R PL_DDR3_A2
R132 40.2R PL_DDR3_A3
R134 40.2R PL_DDR3_A4
R136 40.2R PL_DDR3_A5
R138 40.2R PL_DDR3_A6
R141 40.2R PL_DDR3_A7
R143 40.2R PL_DDR3_A8
R145 40.2R PL_DDR3_A9
R147 40.2R PL_DDR3_A10
R149 40.2R PL_DDR3_A11
R150 40.2R PL_DDR3_A12
R151 40.2R PL_DDR3_A13
R152 40.2R PL_DDR3_A14
R127 40.2R PL_DDR3_BA0
R129 40.2R PL_DDR3_BA1
R131 40.2R PL_DDR3_BA2
R133 40.2R PL_DDR3_CKE0
R135 40.2R PL_DDR3_S0
R137 40.2R PL_DDR3_RAS
R139 40.2R PL_DDR3_CAS
R142 40.2R PL_DDR3_WE
R144 40.2R PL_DDR3_ODT0
R146 4.7K PL_DDR3_RESET
GND
R140 80.6R
U8A
MT41K256M16RE-125
R148 240R
U8B
U8C
VCC1V35
C272 0.1uF
C273 0.1uF
PL_VTTREF
U9A
U9B
U9C
R155 240R
C274 0.1uF
C275 0.1uF
C276 0.1uF
C278 0.1uF
C282 2.2uF
C285 2.2uF
C289 2.2uF
C294 0.1uF
C295 0.1uF
C277 0.1uF
C279 10uF
C283 10uF
C286 10uF
R153 5.1K
R154 5.1K
C280 100nF
C287 22uF
C288 4.7uF
C290 22uF
C291 4.7uF
IC14
TPS51200DRCR
REFIN
VLDOIN
VO
PGND
VOSNS
VIN
PGOOD
GND
EN
REFOUT
VCC3V3
C281 100nF
C284 4.7uF
C292 100nF
C293 4.7uF
C296 2.2uF
C297 2.2uF
C298 0.1uF
C299 0.1uF
C300 47nF
C301 47nF
C302 2.2uF
C303 0.1uF
C304 0.1uF
C305 0.1uF
C306 0.1uF
C307 47nF
C308 0.1uF
C309 47nF
C310 0.1uF
C311 47nF
C312 0.1uF
C313 2.2uF
C314 0.1uF
C315 0.1uF
C316 47nF
C317 47nF
C318 2.2uF
C319 0.1uF
C320 0.1uF
C321 0.1uF
C322 47nF
C323 0.1uF
C324 47nF
C325 0.1uF
C326 47nF
C327 0.1uF
C328 47nF
Title
Size A3
Number
Revision
Date: 12/29/2025
Sheet of
File:
Drawn By:




Title		
Size: A4	Number	Revision
Date: 12/29/2025		Sheet of
File:		Drawn By:




Title		
Size A4	Number	Revision
Date: 12/29/2025		Sheet of
File:		Drawn By:



IC12
RTL8211F-CG
U5 AZ1143-04F
U6 AZ1143-04F
J1
RJ45 (HR911131A)
Title
Size
A4
Number
Revision
Date: 12/29/2025
Sheet of
File:
Drawn By:





Title		
Size A4	Number	Revision
Date: 12/29/2025		Sheet of
File:		Drawn By:





Title		
Size A4	Number	Revision
Date: 12/29/2025		Sheet of
File:		Drawn By:



U10A
RX1_N
RX1_P
RX2_N
RX2_P
RX_EXTLO_N
RX_EXTLO_P
TX_EXTLO_N
TX_EXTLO_P
A10
A9
A6
A5
B7
B8
E11
E12
E4
D4
D3
E3
E2
D2
RX1-
RX1+
RX2-
RX2+
SNRXA+
SNRXA-
SNRXB-
SNRXB+
SNRXC+
SNRXC-
RX_EXTLO-
RX_EXTLO+
TX_EXTLO-
TX_EXTLO+
TX1-
TX1+
ORX1-
ORX1+
TX2+
TX2-
ORX2-
ORX2+
J14
H14
A13
A12
J1
H1
A3
A2
TX1_N
TX1_P
ORX1_N
ORX1_P
TX2_P
TX2_N
ORX2_N
ORX2_P
AD9371
AGND
JP5
TX1
C354
18PF
T5
PRIMARY_DOT
PRIMARY
NOT_USED_1
SECONDARY
SECONDARY_DOT
NOT_USED_2
TCM1-83X-1+
C356
75PF
C357
27PF
C358
10PF
C359
51PF
VOUT4_1V8
C353
100nF
L11
43nH
C355
NC
L12
C360
100nF
U11
MMCX
T6
UNBALANCED_PORT
GND_1
BALANCED_PORT_1
N.C.
GND_2
BALANCED_PORT_2
HHM1595A1
C362
100PF
C363
100PF
JP6
TX2
C364
18PF
T7
C366
75PF
C367
27PF
C368
10PF
C369
51PF
C361
100nF
L13
43nH
C365
NC
L14
C370
100nF
U12
T8
C371
100PF
C372
100PF
Title
Size
A4
Number
Revision
Date:
12/29/2025
Sheet of
File:
Drawn By:




















Title			
Size A3	Number		Revision
Date: 12/29/2025		Sheet of	
File:		Drawn By:	







Title		
Size A4	Number	Revision
Date: 12/29/2025		Sheet of
File:		Drawn By:



Title		
Size A3	Number	Revision
Date: 12/29/2025		Sheet of
File:		Drawn By:



Title		
Size A3	Number	Revision
Date: 12/29/2025		Sheet of
File:		Drawn By:



Title		
Size: A4	Number	Revision
Date: 12/29/2025		Sheet of
File:		Drawn By: