
Automatic LLVM compiler backend generation with OpenVADL

By Kevin Per (2025)

OpenVADL

- Vienna Architecture Description Language developed at TU Vienna
- Generating simulator, HDL and compiler automatically
- The initial implementation started 2019
 - Original VADL / Old VADL
- And since summer 2024 reimplementation for Open Source (OpenVADL)
- 12 people









```
[X(0) = 0]
                                     // register with index 0 always is 0
register file X : Index -> Reqs
program counter PC : Address
                                     // points to the start of the current insert
memory

MEM : Address -> Byte // byte addressed memory
format Rtype : Inst =
  { funct7 : Bits7
                                     // [31..25] 7 bit function code
  , rs2 : Index
  , rs1 : Index
  , funct3 : Bits3
  , rd : Index
  , opcode : Bits7
  , shamt = rs2 as UInt
                                     // 5 bit unsigned shift amount
format Itype : Inst =
  { imm : Bits<12>
                                     // [31..20] 12 bit immediate value
  , rs1 : Index
  , funct3 : Bits3
  , rd : Index
  , opcode : Bits7
   immS = imm as SIntR
                                     // sign extended immediate value
```



```
[X(0) = 0]
                                      // register with index 0 always is 0
register file X: Index
                            -> Regs
program counter PC: Address
                                      // points to the start of the current insert
                                      // byte addressed memory
              MEM : Address -> Byte
memory
format Rtype : Inst =
  { funct7 : Bits7
                                      // [31..25] 7 bit function code
  , rs2 : Index
  , rs1 : Index
  , funct3 : Bits3
  , rd : Index
  , opcode : Bits7
   shamt = rs2 as UInt
                                      // 5 bit unsigned shift amount
format Itype : Inst =
  { imm : Bits<12>
                                      // [31..20] 12 bit immediate value
  , rs1 : Index
  , funct3 : Bits3
  , rd
          : Index
  , opcode : Bits7
          = imm as SIntR
                                      // sign extended immediate value
   immS
```



```
[X(0) = 0]
                                      // register with index 0 always is 0
register file X : Index -> Reqs
program counter PC : Address
                                      // points to the start of the current insert
memory

MEM : Address -> Byte // byte addressed memory
format Rtype : Inst =
  { funct7 : Bits7
                                      // [31..25] 7 bit function code
  , rs2 : Index
  , rs1 : Index
  , funct3 : Bits3
  , rd : Index
  , opcode : Bits7
  , shamt = rs2 as UInt
                                      // 5 bit unsigned shift amount
format Itype : Inst =
                                      // [31..20] 12 bit immediate value
          : Bits<12>
  { imm
  , rs1
          : Index
  , funct3 : Bits3
  , rd : Index
  , opcode : Bits7
   immS = imm as SIntR
                                      // sign extended immediate value
```



```
[X(0) = 0]
                                  // register with index 0 always is 0
register file X: Index -> Regs
program counter PC : Address
                                  // points to the start of the current insert
format Rtype : Inst =
 { funct7 : Bits7
                                  // [31..25] 7 bit function code
 , rs2 : Index
 , rs1 : Index
 , funct3 : Bits3
 , rd : Index
   opcode : Bits7
 , shamt = rs2 as UInt
                                  // 5 bit unsigned shift amount
format Itype : Inst =
 { imm : Bits<12>
                                  // [31..20] 12 bit immediate value
 , rs1 : Index
  , funct3 : Bits3
  , rd
         : Index
   opcode : Bits7
         = imm as SIntR
   immS
                                  // sign extended immediate value
```



```
instruction ADD : Rtype =
    X(rd) := X(rs1) + X(rs2)
encoding ADD = { opcode = 0b011'0011, funct3 = 0b000, funct7 = 0b000'0001 }
assembly ADD = (mnemonic, " ", register(rd), ",", register(rs1), ",", register(rs2))
```



```
instruction ADD : Rtype =
    X(rd) := X(rs1) + X(rs2)
encoding ADD = { opcode = 0b011'0011, funct3 = 0b000, funct7 = 0b000'0001 }
assembly ADD = (mnemonic, " ", register(rd), ",", register(rs1), ",", register(rs2))
```



```
instruction ADD : Rtype =
    X(rd) := X(rs1) + X(rs2)
encoding ADD = { opcode = 0b011'0011, funct3 = 0b000, funct7 = 0b000'0001 }
assembly ADD = (mnemonic, " ", register(rd), ",", register(rs1), ",", register(rs2))
```



```
instruction ADD : Rtype =
    X(rd) := X(rs1) + X(rs2)
encoding ADD = { opcode = 0b011'0011, funct3 = 0b000, funct7 = 0b000'0001 }
assembly ADD = (mnemonic, " ", register(rd), ",", register(rs1), ",", register(rs2))
instruction ADDI : Itype =
    X(rd) := X(rs1) + immS
encoding ADDI = { opcode = 0b011'0111, funct3 = 0b001, funct7 = 0b000'0001 }
assembly ADDI = (mnemonic, " ", register(rd), ",", register(rs1), ",", decimal(imm))
```




```
instruction ADD : Rtype =
  X(rd) := X(rs1) + X(rs2)
encoding ADD = { opcode = 0b011'0011, funct3 = 0b000, funct7 = 0b000'0001 }
assembly ADD = (mnemonic, " ", register(rd), ",", register(rs1), ",", register(rs2))
instruction ADDI : Itype =
    X(rd) := X(rs1) + (immS)
encoding ADDI = { opcode = 0b011'0111, funct3 = 0b001, funct7 = 0b000'0001 }
assembly ADDI = (mnemonic, " ", register(rd), ",", register(rs1), ",", decimal(imm))
                                                                  format Itype : Inst =
                                                                      { imm : Bits<12>
                                                                      , rs1 : Index
                                                                      , funct3 : Bits3
                                                                      , rd : Index
                                                                      , opcode : Bits7
                                                                       (immS
                                                                               = imm as SIntR
```






```
instruction ADD : Rtype =
  X(rd) := X(rs1) + X(rs2)
encoding ADD = { opcode = 0b011'0011, funct3 = 0b000, funct7 = 0b000'0001 }
assembly ADD = (mnemonic, " ", register(rd), ",", register(rs1), ",", register(rs2))
instruction ADDI : Itype =
     X(rd) := X(rs1) + immS
encoding ADDI = { opcode = 0b011'0111, funct3 = 0b001, funct7 = 0b000'0001 }
assembly ADDI = (mnemonic, " ", register(rd), ",", register(rs1), ",", decimal(imm))
instruction LB : Itype =
     let addr = X(rs1) + immS in
         X(rd) := MEM( addr ) as SInt<32>
instruction JAL : Jtype =
       let retaddr = PC.next in {
            PC := (PC + immS) & (-(2 \text{ as } SIntR))
           X(rd) := retaddr
```
























```
def : Pat<(add X:$rs1, X:$rs2),
      (ADD X:$rs1, X:$rs2)>;
```



- Arithmetic
- Logic
- Comparisons
- Unconditional Jumps
- Conditional Jumps

• ...



```
instruction set architecture RV32I = {
 instruction JAL : Jtype =
        let retaddr = PC.next in {
            PC := (PC + immS) & (-(2 as SIntR))
            X(rd) := retaddr
 def : Pat<(br bb:$imm),</pre>
       (J RV32I_Jtype_immAsLabel:$imm)>;
```



instruction set architecture RV32I = { instruction JAL : Jtype = let retaddr = PC.next in { PC := (PC + immS) & (-(2 as SIntR))X(rd) := retaddr (2) ReadReg<PC: Bits<32>, program counter RV3264I::PC> (1) Constant<0x000000004> (6) FieldAccessRef<FieldAccess> (3) BuiltInCall<VADL::ADD> (7) BuiltInCall<VADL::ADD> (14) Constant<0xfffffffe> (10) BuiltInCall<VADL::AND> (0) FieldRef<Field{ RV3264I::Jtype::rd}> (15) Constant<0x1>(11) WriteReg<PC, program counter RV3264I::PC> (5) WriteRegFile<X> (13) Start (12) InstrEnd JAL Behavior



```
instruction set architecture RV32I = {
 instruction JAL : Jtype =
              let retaddr = PC.next in {
                    PC := (PC + immS) & (-(2 as SIntR))
                    X(rd) := retaddr
                                                (2) ReadReg<PC: Bits<32>, program counter RV3264I::PC>
                                                                                               (6) FieldAccessRef<FieldAccess>
                    (1) Constant<0x000000004>
                                         (3) BuiltInCall<VADL::ADD>
                                                                        (7) BuiltInCall<VADL::ADD>
                                                                                                  (14) Constant<0xfffffffe>
                                                                           (10) BuiltInCall<VADL::AND>
                  (0) FieldRef<Field{ RV3264I::Jtype::rd}>
                                                       (15) Constant<0x1>
                                            (5) WriteRegFile<X>
                                                                  (11) WriteReg<PC, program counter RV3264I::PC>
                                                                                                       (13) Start
                                                                             (12) InstrEnd
         def : Pat<(br (and (add X:$rs1, bb:$imm), 0xfffffffe)),</pre>
                    (J RV32I_Jtype_immAsLabel:$imm)>;
```



instruction set architecture RV32I = { instruction JAL : Jtype = let retaddr = PC.next in { PC := (PC + immS) & (-(2 as SIntR))X(rd) := retaddr (2) ReadReg<PC: Bits<32>, program counter RV3264I::PC> (1) Constant<0x000000004> (6) FieldAccessRef<FieldAccess> (3) BuiltInCall<VADL::ADD> (7) BuiltInCall<VADL::ADD> (14) Constant<0xfffffffe> (10) BuiltInCall<VADL::AND> (0) FieldRef<Field{ RV3264I::Jtype::rd}> (15) Constant<0x1>(11) WriteReg<PC, program counter RV3264I::PC> (5) WriteRegFile<X> (13) Start Does it write PC? (12) InstrEnd JAL Behavior



```
instruction set architecture RV32I = {
 instruction JAL : Jtype =
               let retaddr = PC.next in {
                     PC := (PC + immS) & (-(2 as SIntR))
                     X(rd) := retaddr
                     (1) Constant<0x000000004>
                                                  (2) ReadReg<PC: Bits<32>, program counter RV3264I::PC>
                                                                                                  (6) FieldAccessRef<FieldAccess>
                                           (3) BuiltInCall<VADL::ADD>
                                                                          (7) BuiltInCall<VADL::ADD>
                                                                                                     (14) Constant<0xfffffffe>
                                                                              (10) BuiltInCall<VADL::AND>
                   (0) FieldRef<Field{ RV3264I::Jtype::rd}>
                                                         (15) Constant<0x1>
                                                                     (11) WriteReg<PC, program counter RV3264I::PC>
                                                                                                           (13) Start
                                             (5) WriteRegFile<X>
   Does it write PC?
                                                                                (12) InstrEnd
   Does it write the old PC into a register?
```



```
instruction set architecture RV32I = {
 instruction ??? : Jtype =
              (2) ReadReg<PC: Bits<32>, program counter RV3264I::PC>
                                                                                                (6) FieldAccessRef<FieldAccess>
                     (1) Constant<0x000000004>
                                         (3) BuiltInCall<VADL::ADD>
                                                                        (7) BuiltInCall<VADL::ADD>
                                                                                                   (14) Constant<0xfffffffe>
                  (0) FieldRef<Field{ RV3264I::Jtype::rd}>
                                                                            (10) BuiltInCall<VADL::AND>
                                                        (15) Constant<0x1>
                                                                   (11) WriteReg<PC, program counter RV3264I::PC>
                                            (5) WriteRegFile<X>
                                                                                                        (13) Start
   Does it write PC?
                                                                              (12) InstrEnd
   Does it write the old PC into a register?
```




```
instruction set architecture RV32I = {
instruction JAL : Jtype =
        let retaddr = PC.next in {
            PC := (PC + immS) & (-(2 as SIntR))
            X(rd) := retaddr
pseudo instruction J( offset : Bits<20> ) =
        JAL{ rd = 0 as Bits5, imm = offset }
 def : Pat<(br bb:$imm),</pre>
       (J RV32I_Jtype_immAsLabel:$imm)>;
```




```
instruction set architecture RV32I = {
instruction JAL : Jtype =
        let retaddr = PC.next in {
            PC := (PC + immS) & (-(2 as SIntR))
            X(rd) := retaddr
pseudo instruction J( offset : Bits<20> ) =
        JAL{ rd = 0 as Bits5, imm = offset }
 def : Pat<(br bb:$imm),</pre>
       (J RV32I_Jtype_immAsLabel:$imm)>;
```
























Extras

• Edge Case Pruning

```
instruction ADDDIV : Rtype =
   X(rd) :=
   if X(rs2) = 0 then
     0 as Regs
   else
     (X(rs1) + X(rs2)) / X(rs2)
```




Extras

• Edge Case Pruning

```
instruction ADDDIV : Rtype =
   X(rd) :=
    if X(rs2) = 0 then
        0 as Regs
    else
        (X(rs1) + X(rs2)) / X(rs2)
```






Number Of Instructions RV32im -O3 relative to Upstream (lower better) mean: 19.4%



```
// ISelLowering.cpp when lowering JumpTable, GlobalAddress, BlockAddress and ConstantPool
case CodeModel::Small:
{
    SDValue AddrHi = getTargetNode(N, DL, Ty, DAG, rv32imBaseInfo::MO_RV3264I_hi_Itype_imm);
    SDValue AddrLo = getTargetNode(N, DL, Ty, DAG, rv32imBaseInfo::MO_RV3264I_lo_Itype_imm);
    SDValue MNHi = DAG.getNode(rv32imISD::HI, DL, Ty, AddrHi);
    return DAG.getNode(rv32imISD::ADD_LO, DL, Ty, MNHi, AddrLo);
    /*
    SDValue Addr = getTargetNode(N, DL, Ty, DAG, 0);
    return SDValue(DAG.getMachineNode(rv32im::nonPicLA, DL, Ty, Addr), 0);
    */
}
```





Number Of Instructions RV32im -O3 relative to Upstream (lower better) mean: 13.6%



```
constant sequence( rd : Bits<5>, val : SInt<32> ) =
    LUI { rd = rd, imm = hi( val ) }
     ADDI { rd = rd, rs1 = rd, imm = lo(val) }
  constant sequence( rd : Bits<5>, imm : SInt<12> ) =
     ADDI{ rd = rd, rs1 = 0, imm = imm }
// Called in DAGToDAGISel to materialize constants
InstSeq generateInstSeqImpl(int64_t Val, rv32imMatInt::InstSeq &Res ) {
    if(Val >= -2048 && Val <= 2047) {
     Res.emplace_back(rv32im::constMat1, Val);
      return Res;
    if(Val >= -2147483648 && Val <= 2147483647) {
      Res.emplace_back(rv32im::constMat0, Val);
      return Res;
    llvm_unreachable("not supported immediate");
```




```
// Do it like Upstream
                                                                               InstSeq generateInstSeqImpl(int64_t Val, rv32imMatInt::InstSeq &Res ) {
  constant sequence( rd : Bits<5>, val : SInt<32> ) =
                                                                                  if (isInt<32>(Val)) {
                                                                                      // Depending on the active bits in the immediate Value v, the following
     LUI { rd = rd, imm = hi( val ) }
                                                                                      // instruction sequences are emitted:
     ADDI { rd = rd, rs1 = rd, imm = lo(val) }
                                                                                      // v == 0
                                                                                      // v[0,12) != 0 \& v[12,32) == 0 : ADDI
  constant sequence( rd : Bits<5>, imm : SInt<12> ) =
                                                                                      // v[0,12) == 0 \& v[12,32) != 0 : LUI
                                                                                      // v[0,32) != 0
                                                                                      auto Hi20 = RV3264I_Utype_immUp_encoding(2047 + 1 + Val);
     ADDI{ rd = rd, rs1 = 0, imm = imm }
                                                                                      int64_t Lo12 = SignExtend64<12>(Val);
                                                                                      if (Hi20)
                                                                                        Res_emplace_back(rv32im::LUI, Hi20);
// Called in DAGToDAGISel to materialize constants
InstSeq generateInstSeqImpl(int64_t Val, rv32imMatInt::InstSeq &Res ) {
                                                                                      if (Lo12 || Hi20 == 0) {
                                                                                        unsigned AddiOpc = rv32im::ADDI;
                                                                                        Res_emplace_back(AddiOpc, Lo12);
    if(Val >= -2048 && Val <= 2047) {
                                                                                      return Res;
      Res.emplace_back(rv32im::constMat1, Val);
      return Res;
                                                                                    int64_t Lo12 = SignExtend64<12>(Val);
    if(Val >= -2147483648 && Val <= 2147483647) {
                                                                                    Val = (uint64_t)Val - (uint64_t)Lo12;
      Res.emplace_back(rv32im::constMat0, Val);
                                                                                    int ShiftAmount = 0;
      return Res;
                                                                                    bool Unsigned = false;
                                                                               // continued
    llvm_unreachable("not supported immediate");
```



: ADDI

: LUI+ADDI(W)



Number Of Instructions RV32im -O3 relative to Upstream (lower better) mean: 9.9%



Future work

- RISCV64im
- AArch64
- WIP Bachelor's Thesis for
 - Assembly Parser / Linker
 - Instruction Scheduling
- Anything with the word "ABI" in it
 - ELF
 - Calling Conventions
- Floating Point or Vector support missing

https://openvadl.org/
https://github.com/OpenVADL/open-vadl



Backup

```
srand:
                                         # @srand
# %bb.0:
                                         # %entry
        ADDI sp, sp, -16
                                                  # 4-byte Folded Spill
        SW ra, 12(sp)
                                                  # 4-byte Folded Spill
        SW fp,8(sp)
        ADDI fp, sp, 16
                                                  # 4-byte Folded Reload
        LW fp,8(sp)
                                                  # 4-byte Folded Reload
        LW ra, 12(sp)
        ADDI sp, sp, 16
        JALR zero, 0 (ra)
.Lfunc_end0:
                srand, Lfunc_end0-srand
                                         # -- End function
        .globl x
                                         # -- Begin function x
        type x,@function
                                         # @x
X:
# %bb.0:
                                         # %entry
        ADDI sp, sp, -16
        SW ra, 12(sp)
                                                  # 4-byte Folded Spill
                                                  # 4-byte Folded Spill
        SW fp,8(sp)
        ADDI fp,sp,16
.LBB1_1:
                                         # %while.body
                                         # =>This Inner Loop Header: Depth=1
        JAL zero, LBB1_1
```

```
OpenVADL
```

```
srand:
                                         # @srand
# %bb.0:
                                         # %entry
        ret
.Lfunc_end0:
                srand, .Lfunc_end0-srand
        .size
                                         # -- End function
        .globl x
                                         # -- Begin function x
        .p2align
        .type x,@function
                                         # @x
X:
# %bb.0:
                                         # %entry
                                        # %while.body
.LBB1_1:
                .LBB1_1
.Lfunc_end1:
```

Upstream



Backup

```
srand:
                                         # @srand
# %bb.0:
                                         # %entry
        ADDI sp, sp, -16
                                                  # 4-byte Folded Spill
        SW ra, 12(sp)
                                                  # 4-byte Folded Spill
        SW fp,8(sp)
        ADDI fp, sp, 16
        LW fp,8(sp)
                                                  # 4-byte Folded Reload
                                                  # 4-byte Folded Reload
        LW ra, 12(sp)
        JALR zero, 0 (ra)
Lfunc_end0:
                srand, .Lfunc_end0-srand
                                         # -- End function
        .globl x
                                         # -- Begin function x
        type
                x,@function
                                         # @x
X:
# %bb.0:
                                         # %entry
        ADDI sp, sp, -16
        SW ra, 12(sp)
                                                  # 4-byte Folded Spill
        SW fp,8(sp)
                                                  # 4-byte Folded Spill
        ADDI fp, sp, 16
.LBB1_1:
                                         # %while.body
                                         # =>This Inner Loop Header: Depth=1
        JAL zero, LBB1_1
```


```
OpenVADL
```

```
srand:
                                         # @srand
# %bb.0:
                                         # %entry
        ret
.Ltunc_endu:
                srand, .Lfunc_end0-srand
        .size
                                         # -- End function
                                         # -- Begin function x
        .globl x
        .p2align
        type x,@function
                                         # @x
X:
# %bb.0:
                                         # %entry
.LBB1_1:
                                         # %while.body
                .LBB1_1
.Lfunc_end1:
```

Upstream




BEQ






ADDIW





BL in AArch64





ADD64LSL Immediate

