

THE PLATFORM

The open, safety-engineered power-conversion platform

Developed in the Smart Power Lab at UC Santa Cruz, OpenVVF is built on a bench-tested dual-MCU control architecture. A reusable control module connects to swappable power stages from approximately 50 kW to the megawatt class for motor drives and DC/DC conversion, with SiC-ready designs and a common software workflow.




Fig. 1: The Size 2 stack, top to bottom: capacitor board, I/O board, control board, and gate-drive board.

1 DC-link capacitor board

Electrolytic, film, and ceramic capacitors form a compact DC link. MLCCs mounted directly between the IGBT terminals shorten the commutation loop, limit switching overshoot, and support a future transition to SiC.

2 I/O board

USB-B, dual CAN FD, and an expansion socket for application I/O.

3 Control board, dual-MCU

The main MCU runs FOC motor control. An independent safety coprocessor monitors critical signals and can bring the system to a safe state.

4 Gate-drive board

Isolated gate drive and sensing for the three IGBT half-bridges.

COOLING AND VEHICLE APPLICATION

Three IGBT half-bridge modules are conduction-cooled through an aluminum baseplate, with no liquid-cooling loop. The Size 2 chassis is being tested for use on a 2018 Zero DSR electric motorcycle.

SOFTWARE AND OPEN WORKFLOW

The same control core is intended to run across power stages. It supports self-commissioning for PMSM and induction machines, the open-source RTE Studio model-based workflow, and the browser-based Telemetry Viewer. Schematics, firmware, safety analyses, assembly data, and test evidence are public at docs.openvvvf.org.



Fig. 2: Ceramic capacitors between the IGBT terminals. The commutation loop measures only a few millimeters.

MODULAR POWER ARCHITECTURE

Reusable control, scalable power stages

CONTROL MODULE

Dual-MCU control · FOC · independent safety

POWER STAGE

Gate-driver boards · capacitor boards · IGBT or SiC modules



Size 1

Approximately 50 kW class for light EVs and scalable designs

■ EARLY DESIGN



Size 2 inverter

200–450 V class · 465 A continuous design rating

■ IMPLEMENTED, UNDER TEST



Size 2 DC/DC

15 kW · 450 V class · reuses Size 2 boards and power stage

■ RELEASED DESIGN



Size 3

Up to 1,200 V · 1,400 A · modular liquid-cooled enclosure

■ IN DEVELOPMENT

EVIDENCE

Bench-tested, on the record

200-450 V Size 2 DC-bus class by capacitor selection	465 A Continuous design rating · 600 A peak (60 s)	10 Published test reports, raw telemetry linked	PMSM + induction Instrument-verified motor self-commissioning
--	--	---	---




Fig. 3: The 180 V bring-up stepped the bus through 140, 150, 170, and 180 V. Maximum bus voltage was 182.5 V.

Live telemetry, not promises

The Size 2 chassis drove a 10 HP induction motor, reached approximately 38 A peak phase current, and recovered cleanly from a bench-supply current-limit event. All ten published reports link raw logs for the browser-based Telemetry Viewer.



Scan to open the 180 V bring-up and interactive telemetry.

TEST CAMPAIGN	SETUP	KEY RESULT
180 V power-stage bring-up	TECO 10 HP induction motor; bus stepped from 140 to 180 V	200 V-class operation confirmed; ~38 A peak; clean fault recovery
One-hour no-load endurance	Size 2 + induction motor; 120 V DC; ~60 Hz	60 minutes of continuous operation; zero faults; thermal baseline established
20-minute reversal stress at 180 V	±60 Hz every ~45 s; passive cooling	26 reversals; zero faults; ~41 A maximum
Self-commissioning accuracy	Inverter estimates versus LCR meter; PMSM + induction	Resistance error from -6.5 to +7.3 %; inductance error of +2.4 %

Six additional instrumented calibration reports support these results. All ten reports include raw telemetry and are revised publicly as validation continues.

SAFETY ENGINEERING

Six independent paths to the safe state

The control module is dual-MCU by design. The main MCU (**STM32H723ZG**) runs FOC motor control, plausibility checks, and fault handling. The safety coprocessor (**STM32G474RCTx**) independently monitors every safety-critical signal, cross-checks both CAN buses, and runs a challenge-response watchdog. Either processor can force the safe state.

Hardware PWM break (TIM1)	<100 ns	Shared driver RESET	<1 μs
1oo2 (one-out-of-two) gate-drive power kill	~10 μs	Independent coprocessor kill	<10 μs
Watchdog-forced main-MCU reset	~100 ms	Passive 3.3 V rail-loss pull-down	passive, no software

Highest-goal safety design target: the architecture applies ASIL B(D) decomposition, using two independent ASIL B channels to address an ASIL D goal. ISO 26262 methodology is a design input, not a certification claim. The functional-safety roadmap includes fault-injection, thermal, and vibration campaigns.

17 hazards identified	>	14 safety goals	>	22 functional safety requirements	>	92 fault-injection tests planned	>	ISO 26262 + IEC 61800-5-2 safe-function mapping
--------------------------	---	--------------------	---	--------------------------------------	---	-------------------------------------	---	---

Safety engineered from the silicon to the sheet metal.

Support open power-conversion research

OpenVVF is developed in the Smart Power Lab, part of Electrical and Computer Engineering at UC Santa Cruz. Professor Keith Corzine leads the project, and Professor Leila Parsa is also a Smart Power Lab faculty contact. The project publishes hardware, firmware, safety engineering, and test evidence that others can study, build, and extend.

Because this work is university-based, funding and in-kind contributions are coordinated through UC Santa Cruz. Organizations can begin with Professor Corzine or Professor Parsa on technical fit; the university then determines the appropriate gift, sponsored research, or in-kind pathway.

CURRENT PROJECT SUPPORTERS



What support advances next Gen 7.1 hardware · loaded dynamometer testing · Zero DSR integration · modular DC/DC conversion · reusable gate-driver and capacitor boards

WAYS TO SUPPORT THE LAB

FLEXIBLE SUPPORT

Research gift

University-administered support for student research, components, fabrication, instrumentation, and early validation.

DEFINED SCOPE

Sponsored research

A formal project with an agreed technical scope, budget, schedule, and deliverables, reviewed and accepted by UC Santa Cruz.

EQUIPMENT AND SERVICES

In-kind contribution


Power modules, semiconductors, fabrication, instrumentation, equipment loans, dynamometer time, or other test access.

SHARED TECHNICAL INTEREST


Research collaboration

Joint work on reusable control, gate-driver, and capacitor boards, modular DC/DC conversion, controls, or validation.

How it starts: discuss technical alignment with Professor Corzine or Professor Parsa. UC Santa Cruz then identifies the correct administrative route and handles proposal, gift, equipment, or agreement requirements.



Size 2 DC/DC module: Released design rendering. The 15 kW converter reuses the Size 2 PCBs and power stage; orderable BOMs are available.



Size 3 high-power enclosure: Design rendering. The up-to-1,200 V, 1,400 A concept uses modular liquid-cooled bays; arc-flash containment analysis is in progress.

Start with a technical conversation. Support can advance tested hardware, Zero DSR integration, and reusable power-conversion modules.

Keith Corzine · Keith@corzine.net · corzine@ucsc.edu | Leila Parsa · lparsa@ucsc.edu
Baskin Engineering Corporate Development · be-dev@ucsc.edu