

SINGLE WIRE DEBUG
USB INTERFACE TO TOP IO BOARD
J14+12V TO CTRL BOARD FROM IO BOARD
SSW-110-01-F-D

NOTE: WHEN NOT IN FIBER MULTIDRIVE MULTIPHASE OR LOAD SHARING OPERATION,
DISABLE TIM1 SYNC PIN (TIM1 ETR)

Connector from gate drivers

Includes multiple redundant SSO (six-switch-off) pathways:

- via gate drive reset
- via gate drive power enable 1
- via gate drive power enable 2

(Gate driver power enable implements 1002, with monitoring feedback).

feedback pins are 0-3.3v binary (3.3v expected when +12v present)

Connector to IO board
Digital Outputs provided here to IOBoard.
J7

SSW-108-01-L-D

HALL_U_ENCODER_SIN_IN 1 16 DOUT4_A
HALL_U_ENCODER_SIN_IN 2 15 DOUT3_A
HALL_V_ENCODER_COS_IN 3 14 DOUT2_A
HALL_V_ENCODER_COS_IN 4 13 DOUT1_A
HALL_W_IN 5 12 GND_A
HALL_W_IN 6 11 THROTTLE_B_IN
MOTOR_TEMP_IN 7 10 GND_A
MOTOR_TEMP_IN 8 9 THROTTLE_A_IN

GND_A 1 20 +12V_IN_A
MP_SWO 2 19 GND_A
MP_BOOTSEL 3 18 CP_BOOTSEL
MP_SWCLK 4 17 CP_SWCLK
MP_SWIDIO 5 16 CP_SWIDIO
MP_RESET 6 15 CP_RESET
GND_A 7 14 +3.3V_A
USB_DP 8 13 USB_DM
MD_FIBER_TX 9 12 MD_FIBER_SYNC
MD_FIBER_RX 10 11

This design has been implemented to provide multiple redundant pathways to SSO (Six-switch off) / STO (Safe torque-off). SSO/STO is the default safe-state of the inverter please (see Hazard And Risk Assessment documentation)

Additionally, while best effort has been made to implement functional safety best practices, please note that no formal independent review has taken place, and therefore no formal ASIL/SIL compliance is claimed.

TemperatureSensors

HS_TMP_3 HEATSINK_TMP2_V
HS_TMP_2 HEATSINK_TMP3_V
HS_TMP_1 HEATSINK_TMP_V
MTR_TMP_1 MOTOR_TEMP_IN
MOTOR_TEMP_IN +3.3V_A
GND_A_A GND_V

File: TemperatureSensors.kicad_sch

CONNECTOR FROM THIS GATE DRIVER
TO MAIN CONTROL BOARD, BELOW

Voltage Divider Network3

H1 971350581

H2 971350581

H3 971350581

H4 971350581

H5 971350581

H6 971350581

H7 971350581

H8 971350581

H9 971350581

H10 971350581

H11 971350581

H12 971350581

H13 971350581

H14 971350581

H15 971350581

H16 971350581

H17 971350581

H18 971350581

H19 971350581

H20 971350581

H21 971350581

H22 971350581

H23 971350581

H24 971350581

H25 971350581

H26 971350581

H27 971350581

H28 971350581

H29 971350581

H30 971350581

H31 971350581

H32 971350581

H33 971350581

H34 971350581

H35 971350581

H36 971350581

H37 971350581

H38 971350581

H39 971350581

H40 971350581

H41 971350581

H42 971350581

H43 971350581

H44 971350581

H45 971350581

H46 971350581

H47 971350581

H48 971350581

H49 971350581

H50 971350581

H51 971350581

H52 971350581

H53 971350581

H54 971350581

H55 971350581

H56 971350581

H57 971350581

H58 971350581

H59 971350581

H60 971350581

H61 971350581

H62 971350581

H63 971350581

H64 971350581

H65 971350581

H66 971350581

H67 971350581

H68 971350581

H69 971350581

H70 971350581

H71 971350581

H72 971350581

H73 971350581

H74 971350581

H75 971350581

H76 971350581

H77 971350581

H78 971350581

H79 971350581

H80 971350581

H81 971350581

H82 971350581

H83 971350581

H84 971350581

H85 971350581

H86 971350581

H87 971350581

H88 971350581

H89 971350581

H90 971350581

H91 971350581

H92 971350581

H93 971350581

H94 971350581

H95 971350581

H96 971350581

H97 971350581

H98 971350581

H99 971350581

H100 971350581

H101 971350581

H102 971350581

H103 971350581

H104 971350581

H105 971350581

H106 971350581

H107 971350581

H108 971350581

H109 971350581

H110 971350581

H111 971350581

H112 971350581

H113 971350581

H114 971350581

H115 971350581

H116 971350581

H117 971350581

H118 971350581

H119 971350581

H120 971350581

H121 971350581

H122 971350581

H123 971350581

H124 971350581

H125 971350581

H126 971350581

H127 971350581

H128 971350581

H129 971350581

H130 971350581

H131 971350581

H132 971350581

H133 971350581

H134 971350581

H135 971350581

H136 971350581

H137 971350581

H138 971350581

H139 971350581

H140 971350581

H141 971350581

H142 971350581

H143 971350581

H144 971350581

H145 971350581

H146 971350581

H147 971350581

H148 971350581

H149 971350581

H150 971350581

H151 971350581

H152 971350581

H153 971350581

H154 971350581

H155 971350581

H156 971350581

H157 971350581

H158 971350581

H159 971350581

H160 971350581

H161 971350581

H162 971350581

H163 971350581

H164 971350581

H165 971350581

H166 971350581

H167 971350581

H168 971350581

H169 971350581

H170 971350581

H171 971350581

H172 971350581

H173 971350581

H174 971350581

H175 971350581

H176 971350581

H177 971350581

H178 971350581

H179 971350581

H180 971350581

H181 971350581

H182 971350581

H183 971350581

H184 971350581

H185 971350581

H186 971350581

H187 971350581

H188 971350581

H189 971350581

H190 971350581

H191 971350581

H192 971350581

H193 971350581

H194 971350581

H195 971350581

H196 971350581

H197 971350581

H198 971350581

H199 971350581

H200 971350581

H201 971350581

H202 971350581

H203 971350581

H204 971350581

H205 971350581

H206 971350581

H207 971350581

H208 971350581

H209 971350581

H210 971350581

H211 971350581

H212 971350581

H213 971350581

H214 971350581

H215 971350581

H216 971350581

H217 971350581

H218 971350581

H219 971350581

H220 971350581

H221 971350581

H222 971350581

H223 971350581

H224 971350581

H225 971350581

H226 971350581

H227 971350581

H228 971350581

H229 971350581

H230 971350581

H231 971350581

H232 971350581


H233 971350581

H234 971350581

H235 971350581

H236 971350581

H237 971350581



HW-C2-PCB-CTRL

Prepared by Thomas Liao

Corzine Lab, University of California, Santa Cruz

Sheet: /ADC/

File: ADC2.kicad_sch

Title: InverterGen5 - Control Board


Size: USLetter

Date: 2026-07-07

Rev: A

KiCad E.D.A. 10.0.3

Id: 4/21



ZENER CLAMPS ADC INPUT AT 1.8V
ADC MAX INPUT IS 1.8V ON SENSE PINS

HW-C2-PCB-CTRL

Prepared by Thomas Liao

Corzine Lab, University of California, Santa Cruz

Sheet: /ADC/VoltageSenseInputStage/

File: VoltageSenseInputStage.kicad_sch


Title: InverterGen5 - Control Board

Size: USLetter Date: 2026-07-07

KiCad E.D.A. 10.0.3

Rev: A

Id: 2/21



ZENER CLAMPS ADC INPUT AT 1.8V
ADC MAX INPUT IS 1.8V ON SENSE PINS

HW-C2-PCB-CTRL

Prepared by Thomas Liao

Corzine Lab, University of California, Santa Cruz

Sheet: /ADC/VoltageSenseInputStage1/

File: VoltageSenseInputStage.kicad_sch

Title: InverterGen5 - Control Board


Size: USLetter

Date: 2026-07-07

Rev: A

KiCad E.D.A. 10.0.3

Id: 3/21



ZENER CLAMPS ADC INPUT AT 1.8V
ADC MAX INPUT IS 1.8V ON SENSE PINS

HW-C2-PCB-CTRL

Prepared by Thomas Liao

Corzine Lab, University of California, Santa Cruz

Sheet: /ADC/VoltageSenseInputStage2/

File: VoltageSenseInputStage.kicad_sch

Title: InverterGen5 - Control Board


Size: USLetter

Date: 2026-07-07

Rev: A

KiCad E.D.A. 10.0.3

Id: 5/21



ZENER CLAMPS ADC INPUT AT 1.8V
ADC MAX INPUT IS 1.8V ON SENSE PINS

HW-C2-PCB-CTRL

Prepared by Thomas Liao

Corzine Lab, University of California, Santa Cruz

Sheet: /ADC/VoltageSenseInputStage3/

File: VoltageSenseInputStage.kicad_sch

Title: InverterGen5 - Control Board



Size: USLetter


Date: 2026-07-07


Rev: A


KiCad E.D.A. 10.0.3

Id: 6/21









HW-C2-PCB-CTRL

Prepared by Thomas Liao

Corzine Lab, University of California, Santa Cruz

Sheet: /Control/Safety Coprocessor/

File: SafetyCoproprocessor.kicad_sch


Title: InverterGen5 - Control Board


Size: USLetter Date: 2026-07-07

KiCad E.D.A. 10.0.3

Rev: A

Id: 16/21





HW-C2-PCB-CTRL

Prepared by Thomas Liao

Corzine Lab, University of California, Santa Cruz

Sheet: /Control/Power Supply Monitor/

File: PowerSupplyMonitor.kicad_sch


Title: InverterGen5 - Control Board


Size: USLetter Date: 2026-07-07

KiCad E.D.A. 10.0.3

Rev: A

Id: 20/21





HW-C2-PCB-CTRL

Prepared by Thomas Liao

Corzine Lab, University of California, Santa Cruz

Sheet: /TemperatureSensors/

File: TemperatureSensors.kicad_sch



Title: InverterGen5 - Control Board


Size: USLetter Date: 2026-07-07

KiCad E.D.A. 10.0.3

Rev: A

Id: 9/21





HW-C2-PCB-CTRL

Prepared by Thomas Liao

Corzine Lab, University of California, Santa Cruz

Sheet: /Voltage Divider Network1/

File: VDivNet.kicad_sch

Title: InverterGen5 - Control Board


Size: USLetter

Date: 2026-07-07


Rev: A


KiCad E.D.A. 10.0.3

Id: 12/21




HW-C2-PCB-CTRL
Prepared by Thomas Liao
Corzine Lab, University of California, Santa Cruz
Sheet: /Voltage Divider Network/
File: VDivNet.kicad_sch
Title: InverterGen5 - Control Board
Size: USLetter | Date: 2026-07-07 | Rev: A
KiCad E.D.A. 10.0.3 | Id: 13/21





HW-C2-PCB-CTRL		
Prepared by Thomas Liao		
Corzine Lab, University of California, Santa Cruz		
Sheet: /Voltage Divider Network3/		
File: VDivNetHalf.kicad_sch		
Title: InverterGen5 - Control Board		
Size: USLetter	Date: 2026-07-07	Rev: A
KiCad E.D.A. 10.0.3		Id: 15/21



HW-C2-PCB-CTRL
 Prepared by Thomas Liao
Corzine Lab, University of California, Santa Cruz
 Sheet: /Current Sensors/
 File: CurrentSensors.kicad_sch

Title: InverterGen5 - Control Board

Size: USLetter Date: 2026-07-07
 KiCad E.D.A. 10.0.3

Rev: A
 Id: 17/21

