











ZENER CLAMPS ADC INPUT AT 1.8V
ADC MAX INPUT IS 1.8V ON SENSE PINS

Prepared by Thomas Liao
Corzine Lab, University of California, Santa Cruz
Sheet: /ADC/VoltageSenseInputStage/
File: VoltageSenseInputStage.kicad_sch

Title: Open Inverter Platform – Control Board

Size: USLetter Date: 2026-07-07
KiCad E.D.A. 10.0.3

Rev: G
Id: 2/21




ZENER CLAMPS ADC INPUT AT 1.8V
ADC MAX INPUT IS 1.8V ON SENSE PINS

Prepared by Thomas Liao
Corzine Lab, University of California, Santa Cruz
Sheet: /ADC/VoltageSenseInputStage1/
File: VoltageSenseInputStage.kicad_sch

Title: Open Inverter Platform – Control Board

Size: USLetter Date: 2026-07-07
KiCad E.D.A. 10.0.3

Rev: G
Id: 3/21




ZENER CLAMPS ADC INPUT AT 1.8V
ADC MAX INPUT IS 1.8V ON SENSE PINS

Prepared by Thomas Liao
Corzine Lab, University of California, Santa Cruz
Sheet: /ADC/VoltageSenseInputStage2/
File: VoltageSenseInputStage.kicad_sch

Title: Open Inverter Platform – Control Board

Size: USLetter Date: 2026-07-07
KiCad E.D.A. 10.0.3

Rev: G
Id: 5/21




ZENER CLAMPS ADC INPUT AT 1.8V
ADC MAX INPUT IS 1.8V ON SENSE PINS


Prepared by Thomas Liao
Corzine Lab, University of California, Santa Cruz
Sheet: /ADC/VoltageSenseInputStage3/
File: VoltageSenseInputStage.kicad_sch

Title: Open Inverter Platform – Control Board


Size: USLetter Date: 2026-07-07
KiCad E.D.A. 10.0.3

Rev: G
Id: 6/21





Id: 10/21



Prepared by Thomas Liao

Corzine Lab, University of California, Santa Cruz

Sheet: /Control/Safety Coprocessor/

File: SafetyCoproprocessor.kicad_sch


Title: Open Inverter Platform – Control Board


Size: USLetter Date: 2026-07-07

KiCad E.D.A. 10.0.3

Rev: G

Id: 16/21





Sheet: /Control/Power Supply Monitor/
File: PowerSupplyMonitor.kicad_sch

Title:


Size: A4


Date:


KiCad E.D.A. 10.0.3

Rev:

Id: 20/21







Prepared by Thomas Liao

Corzine Lab, University of California, Santa Cruz

Sheet: /Voltage Divider Network1/

File: VDivNet.kicad_sch


Title: Open Inverter Platform – Control Board


Size: USLetter Date: 2026-07-07

Rev: G

KiCad E.D.A. 10.0.3

Id: 12/21





Prepared by Thomas Liao

Corzine Lab, University of California, Santa Cruz

Sheet: /Voltage Divider Network2/

File: VDivNet.kicad_sch

Title: Open Inverter Platform – Control Board


Size: USLetter

Date: 2026-07-07


Rev: G

KiCad E.D.A. 10.0.3

Id: 14/21



Prepared by Thomas Liao		
Corzine Lab, University of California, Santa Cruz		
Sheet: /Voltage Divider Network3/		
File: VDivNetHalf.kicad_sch		
Title: Open Inverter Platform – Control Board		
Size: USLetter	Date: 2026-07-07	Rev: G
KiCad E.D.A. 10.0.3		Id: 15/21



Prepared by Thomas Liao

Corzine Lab, University of California, Santa Cruz

Sheet: /Current Sensors/

File: CurrentSensors.kicad_sch

Title: Open Inverter Platform - Control Board


Size: USLetter

Date: 2026-07-07

Rev: G

KiCad E.D.A. 10.0.3

Id: 17/21



Prepared by Thomas Liao

Corzine Lab, University of California, Santa Cruz

Sheet: /Isolated Digital IO/

File: IsolatedDigitalIO.kicad_sch

Title: Open Inverter Platform - Control Board

Size: USLetter Date: 2026-07-07

KiCad E.D.A. 10.0.3

Rev: G

Id: 18/21