








ZENER CLAMPS ADC INPUT AT 1.8V
ADC MAX INPUT IS 1.8V ON SENSE PINS

Prepared by Thomas Liao
University of California, Santa Cruz, Corzine Lab
Sheet: /ADC/VoltageSenseInputStage/
File: VoltageSenseInputStage.kicad_sch

Title: Open Inverter Platform

Size: USLetter Date: 2026-07-07
KiCad E.D.A. 10.0.3

Rev: G
Id: 2/20




Prepared by Thomas Liao
University of California, Santa Cruz, Corzine Lab
 Sheet: /ADC/VoltageSenseInputStage1/
 File: VoltageSenseInputStage.kicad_sch

Title: Open Inverter Platform

Size: USLetter Date: 2026-07-07
 KiCad E.D.A. 10.0.3

Rev: G
 Id: 3/20




ZENER CLAMPS ADC INPUT AT 1.8V
ADC MAX INPUT IS 1.8V ON SENSE PINS

Prepared by Thomas Liao
University of California, Santa Cruz, Corzine Lab
Sheet: /ADC/VoltageSenseInputStage2/
File: VoltageSenseInputStage.kicad_sch

Title: Open Inverter Platform

Size: USLetter Date: 2026-07-07
KiCad E.D.A. 10.0.3

Rev: G
Id: 5/20




ZENER CLAMPS ADC INPUT AT 1.8V
ADC MAX INPUT IS 1.8V ON SENSE PINS


Prepared by Thomas Liao
University of California, Santa Cruz, Corzine Lab
Sheet: /ADC/VoltageSenseInputStage3/
File: VoltageSenseInputStage.kicad_sch

Title: Open Inverter Platform

Size: USLetter Date: 2026-07-07
KiCad E.D.A. 10.0.3

Rev: G
Id: 6/20







Prepared by Thomas Liao
University of California, Santa Cruz, Corzine Lab
Sheet: /Control/Hardware Overcurrent Detection/
File: HWOCP.kicad_sch

Title: Open Inverter Platform

Size: USLetter	Date: 2026-07-07	Rev: G
KiCad E.D.A. 10.0.3		Id: 10/20






Prepared by Thomas Liao
University of California, Santa Cruz, Corzine Lab
Sheet: /Power/
File: Power.kicad_sch

Title: Open Inverter Platform

Size: USLetter Date: 2026-07-07
KiCad E.D.A. 10.0.3


Rev: G
Id: 9/20




Prepared by Thomas Liao
University of California, Santa Cruz, Corzine Lab
Sheet: /TemperatureSensors/
File: TemperatureSensors.kicad_sch

Title: Open Inverter Platform

Size: USLetter	Date: 2026-07-07	Rev: G
KiCad E.D.A. 10.0.3		Id: 9/20






Prepared by Thomas Liao
University of California, Santa Cruz, Corzine Lab
Sheet: /Voltage Divider Network1/
File: VDivNet.kicad_sch

Title: Open Inverter Platform

Size: USLetter	Date: 2026-07-07	Rev: G
KiCad E.D.A. 10.0.3		Id: 12/20




Prepared by Thomas Liao
University of California, Santa Cruz, Corzine Lab
Sheet: /Voltage Divider Network/
File: VDivNet.kicad_sch

Title: Open Inverter Platform

Size: USLetter Date: 2026-07-07
KiCad E.D.A. 10.0.3

Rev: G
Id: 13/20





Prepared by Thomas Liao
University of California, Santa Cruz, Corzine Lab
Sheet: /Voltage Divider Network2/
File: VDivNet.kicad_sch

Title: Open Inverter Platform

Size: USLetter Date: 2026-07-07
KiCad E.D.A. 10.0.3

Rev: G
Id: 14/20






Prepared by Thomas Liao
University of California, Santa Cruz, Corzine Lab
Sheet: /Current Sensors/
File: CurrentSensors.kicad_sch

Title: Open Inverter Platform

Size: USLetter Date: 2026-07-07
KiCad E.D.A. 10.0.3

Rev: G
Id: 17/20



Prepared by Thomas Liao
University of California, Santa Cruz, Corzine Lab
Sheet: /Isolated Digital IO/
File: IsolatedDigitalIO.kicad_sch

Title: Open Inverter Platform

Size: USLetter	Date: 2026-07-07	Rev: G
KiCad E.D.A. 10.0.3		Id: 18/20