

IT5002 Computer Systems and Applications

Tutorial 4

1. Suppose the four stages in some 4-stage pipeline take the following timing: 2ns, 3ns, 4ns, and 2ns. Given 1000 instructions, what is the speedup (in two decimal places) of the pipelined processor compared to the non-pipelined single-cycle processor?
2. Let's try to understand pipeline processor by doing a detailed trace. Suppose the pipeline registers (also known as pipeline latches) store the following information:

IF / ID		ID / EX		EX / MEM		MEM / WB	
No Control Signal		MToR		MToR		MToR	
		RegWr		RegWr			
		MemRd		MemRd		RegWr	
		MemWr		MemWr			
		Branch		Branch			
		RegDst				MemRes	
		ALUsrc					
		ALUop				ALURes	
PC+4		PC+4		BrcTgt			
OpCode				isZero ?		DstRNum	
Rs		ALUopr 1		ALURes			
Rt		ALUopr 2		ALUopr 2			
Rd		Rt					
Funct		Rd		DstRNum			
Imm (16)		Imm (32)					

Show the progress of the following instructions through the pipeline stages by filling in the content of pipeline registers.

- i. `0x8df80000 # lw $24, 0($15) #Inst.Addr = 0x100`
- ii. `0x1023000C # beq $1, $3, 12 #Inst.Addr = 0x100`
- iii. `0x0285c822 # sub $25, $20, $5 #Inst.Addr = 0x100`

Assume that registers 1 to 31 have been initialized to a value that is equal to 101 + its register number. i.e. [\$1] = 102, [\$31] = 132 etc. You can put "X" in fields that are irrelevant for that instruction. Do note that in reality, these fields are actually generated but not utilized.

Part (i) has been worked out for you.

- i. `0x8df80000 # lw $24, 0($15) #Inst.Addr = 0x100`

IF / ID		ID / EX		EX / MEM		MEM / WB	
No Control Signal		MToR	1	MToR	1	MToR	1
		RegWr	1	RegWr	1		
		MemRd	1	MemRd	1		
		MemWr	0				
		Branch	0	MemWr	0		
		RegDst	0	Branch	0	RegWr	1
		ALUsrc	1				
		ALUop	00				
PC+4	0x104	PC+4	0x104	BrcTgt	X	MemRes	Mem(116)
OpCode	0x23			isZero?	X		
Rs	\$15	ALUopr 1	116	ALURes	116	ALURes	X
Rt	\$24	ALUopr 2	X	ALUopr 2	X		
Rd	X	Rt	\$24				
Funct	X	Rd	X	DstRNum	\$24	DstRNum	\$24
Imm (16)	0	Imm (32)	0				

3. Given the following three formulas (See Lecture #9, Section 5 Performance):

$$CT_{seq} = \sum_{k=1}^N T_k$$

$$CT_{pipeline} = \max(T_k) + T_d$$

$$Speedup_{pipeline} = \frac{CT_{seq} \times InstNum}{CT_{pipeline} \times (N + InstNum - 1)}$$

For each of the following processor parameters, calculate CT_{seq} , $CT_{pipeline}$ and $Speedup_{pipeline}$ (to two decimal places) for 10 instructions and for 10 million instructions.

	Stages Timing (for 5 stages, in ps)	Latency of pipeline register (in ps)
a.	300, 100, 200, 300, 100 (slow memory)	0
b.	200, 200, 200, 200, 200	40
c.	200, 200, 200, 200, 200 (ideal)	0