

## IT5002 Computer Systems and Applications

### Tutorial 4 – Suggested Solutions

- Suppose the four stages in some 4-stage pipeline take the following timing: 2ns, 3ns, 4ns, and 2ns. Given 1000 instructions, what is the speedup (in two decimal places) of the pipelined processor compared to the non-pipelined single-cycle processor?

**Answer:**

Non-pipelined:  $11\text{ns} \times 1000 = 11,000\text{ns}$ .

In a pipelined system, each stage takes 4ns.

Pipelined:  $12\text{ns} + (1,000 \times 4) \text{ ns} = 12 \text{ ns} + 4,000\text{ns} = 4,012\text{ns}$ .

Speedup =  $11,000/4,012 = 2.74$

- Let's try to understand pipeline processor by doing a detailed trace. Suppose the pipeline registers (also known as pipeline latches) store the following information:

IF / ID		ID / EX		EX / MEM		MEM / WB	
No Control Signal		MToR		MToR		MToR	
PC+4		RegWr		RegWr		RegWr	
OpCode		MemRd		MemRd		MemRes	
Rs		MemWr		MemWr		ALURes	
Rt		Branch		Branch		ALURes	
Rd		RegDst		BrcTgt		DstRNUnm	
Funct		ALUsrc		isZero ?			
Imm(16)		ALUop		ALUopr 1			
				ALUopr 2			
				Rt			
				Rd			
				Imm(32)			
				DstRNUnm			

Show the progress of the following instructions through the pipeline stages by filling in the content of pipeline registers.

- i. `0x8df80000 # lw $24, 0($15)`      `#Inst.Addr = 0x100`
- ii. `0x1023000C # beq $1, $3, 12`      `#Inst.Addr = 0x100`
- iii. `0x0285c822 # sub $25, $20, $5`      `#Inst.Addr = 0x100`

Assume that registers 1 to 31 have been initialized to a value that is equal to  $101 + \text{its register number}$ . i.e.  $[\$1] = 102$ ,  $[\$31] = 132$  etc. You can put “X” in fields that are irrelevant for that instruction. Do note that in reality, these fields are actually generated but not utilized.

Part (i) has been worked out for you.

- i. `0x8df80000 # lw $24, 0($15)`      `#Inst.Addr = 0x100`

IF / ID		ID / EX		EX / MEM		MEM / WB	
No Control Signal		MToR	1	MToR	1	MToR	1
PC+4	0x104	RegWr	1	RegWr	1	RegWr	1
OpCode	0x23	MemRd	1	MemRd	1	MemRes	Mem(116)
Rs	\$15	MemWr	0	MemWr	0	ALURes	X
Rt	\$24	Branch	0	Branch	0	ALURes	X
Rd	X	RegDst	0	BrcTgt	X	DstRNUnm	\$24
Funct	X	ALUsrc	1	isZero ?	X		
Imm(16 )	0	ALUop	00	ALURes	116		
		PC+4	0x104	ALUopr 1	116		
		ALUopr 2	X	ALUopr 2	X		
		Rt	\$24	Rd	X		
		Rd	X	Imm(32 )	0		
				DstRNUnm	\$24		

**Answers:**

ii. 0x1023000C # beq \$1, \$3, 12 #Inst.Addr = 0x100

IF / ID		ID / EX		EX / MEM		MEM / WB	
No Control Signal		MToR	X	MToR	X	MToR	X
PC+4	0x104	RegWr	0	RegWr	0	RegWr	0
OpCode	4	MemRd	0	MemRd	0	MemRes	X
Rs	\$1	MemWr	0	MemWr	0	ALURes	X
Rt	\$3	Branch	1	Branch	1	ALURes	X
Rd	X	RegDst	X	BrcTgt	0x134	DstRNum	X
Funct	X	ALUsrc	0	isZero ?	0		
Imm(16)	12	ALUop	01	ALUopr 1	102		
				ALUopr 2	104		
				Rt	X		
				Rd	X		
				Imm(32)	12		

iii. 0x0285c822 # sub \$25, \$20, \$5 #Inst.Addr = 0x100

IF / ID		ID / EX		EX / MEM		MEM / WB	
No Control Signal		MToR	0	MToR	0	MToR	0
		RegWr	1	RegWr	1	RegWr	1
		MemRd	0	MemRd	0	MemRd	0
		MemWr	0	MemWr	0	MemWr	0
		Branch	0				

		<b>RegDst</b>	1		
<b>PC+4</b>	<b>0x104</b>	<b>ALUsrc</b>	0		
<b>OpCode</b>	<b>0</b>	<b>ALUop</b>	10		
<b>Rs</b>	<b>\$20</b>	<b>PC+4</b>	<b>0x104</b>	<b>Branch</b>	<b>0</b>
<b>Rt</b>	<b>\$5</b>	<b>ALUOpr 1</b>	<b>121</b>	<b>BrcTgt</b>	<b>X</b>
<b>Rd</b>	<b>\$25</b>	<b>ALUOpr 2</b>	<b>106</b>	<b>isZero ?</b>	<b>X</b>
<b>Funct</b>	<b>22</b>	<b>Rt</b>	<b>X</b>	<b>ALURes</b>	<b>15</b>
<b>Imm(16 )</b>	<b>X</b>	<b>Rd</b>	<b>\$25</b>	<b>ALUOpr 2</b>	<b>X</b>
		<b>Imm(32 )</b>	<b>X</b>	<b>DstRNUnm</b>	<b>\$25</b>
				<b>ALURES</b>	<b>15</b>
				<b>MemRes</b>	<b>X</b>

3. Given the following three formulas (See Lecture #9, Section 5 Performance):

$$CT_{seq} = \sum_{k=1}^N T_k$$

$$CT_{pipeline} = \max(T_k) + T_d$$

$$Speedup_{pipeline} = \frac{CT_{seq} \times InstNum}{CT_{pipeline} \times (N + InstNum - 1)}$$

For each of the following processor parameters, calculate  $CT_{seq}$ ,  $CT_{pipeline}$  and  $Speedup_{pipeline}$  (to two decimal places) for 10 instructions and for 10 million instructions.

	Stages Timing (for 5 stages, in ps)	Latency of pipeline register (in ps)
a.	300, 100, 200, 300, 100 (slow memory)	0
b.	200, 200, 200, 200, 200	40
c.	200, 200, 200, 200, 200 (ideal)	0

**Answers:**

	$CT_{seq}$	$CT_{pipeline}$	Speedup (10 inst)	Speedup (10m inst)
a.	1000ps	300ps	$(1000 \times 10) / (300 \times 14)$ = 2.38	$(1000 \times 10m) / (300 (10m+4))$ = 3.33
b.	1000ps	240ps	$(1000 \times 10) / (240 \times 14)$ = 2.98	$(1000 \times 10m) / (240 \times (10m+4))$ = 4.17
c.	1000ps	200ps	$(1000 \times 10) / (200 \times 14)$ = 3.57	$(1000 \times 10m) / (200 \times (10m+4))$ = 5.00