

IT5002 Computer Systems and Applications

Tutorial 4 – Suggested Solutions

- Suppose the four stages in some 4-stage pipeline take the following timing: 2ns, 3ns, 4ns, and 2ns. Given 1000 instructions, what is the speedup (in two decimal places) of the pipelined processor compared to the non-pipelined single-cycle processor?

Answer:

Non-pipelined: $11\text{ns} \times 1000 = 11,000\text{ns}$.

In a pipelined system, each stage takes 4ns.

Pipelined: $12\text{ns} + (1,000 \times 4)\text{ns} = 12\text{ns} + 4,000\text{ns} = 4,012\text{ns}$.

Speedup = $11,000/4,012 = \mathbf{2.74}$

- Let's try to understand pipeline processor by doing a detailed trace. Suppose the pipeline registers (also known as pipeline latches) store the following information:

IF / ID		ID / EX		EX / MEM		MEM / WB	
No Control Signal		MToR		MToR		MToR	
		RegWr		RegWr			
		MemRd		MemRd		RegWr	
		MemWr		MemWr			
		Branch		Branch		MemRes	
		RegDst					
		ALUSrc				ALURes	
		ALUop					
PC+4		PC+4		BrcTgt		MemRes	
OpCode				isZero ?			
Rs		ALUopr 1		ALURes		ALURes	
Rt		ALUopr 2		ALUopr 2			
Rd		Rt		DstRNum		DstRNum	
Funct		Rd					
Imm (16)		Imm (32)					

Show the progress of the following instructions through the pipeline stages by filling in the content of pipeline registers.

- i. `0x8df80000 # lw $24, 0($15) #Inst.Addr = 0x100`
- ii. `0x1023000C # beq $1, $3, 12 #Inst.Addr = 0x100`
- iii. `0x0285c822 # sub $25, $20, $5 #Inst.Addr = 0x100`

Assume that registers 1 to 31 have been initialized to a value that is equal to 101 + its register number. i.e. [\$1] = 102, [\$31] = 132 etc. You can put "X" in fields that are irrelevant for that instruction. Do note that in reality, these fields are actually generated but not utilized.

Part (i) has been worked out for you.

- i. `0x8df80000 # lw $24, 0($15) #Inst.Addr = 0x100`

IF / ID		ID / EX		EX / MEM		MEM / WB	
No Control Signal		MToR	1	MToR	1	MToR	1
		RegWr	1	RegWr	1		
		MemRd	1	MemRd	1	RegWr	1
		MemWr	0	MemWr	0		
		Branch	0	Branch	0		
		RegDst	0			MemRes	Mem(116)
		ALUsrc	1	BrcTgt	X		
		ALUop	00	isZero ?	X	ALURes	X
PC+4	0x104	PC+4	0x104	ALURes	116	DstRNum	\$24
OpCode	0x23	ALUopr 1	116	ALUopr 2	X		
Rs	\$15	ALUopr 2	X				
Rt	\$24	Rt	\$24				
Rd	X	Rd	X	DstRNum	\$24		
Funct	X	Imm (32)	0				
Imm (16)	0						

Answers:

ii. 0x1023000C # beq \$1, \$3, 12 #Inst.Addr = 0x100

IF / ID		ID / EX		EX / MEM		MEM / WB	
No Control Signal	-----	MToR	X	MToR	X	MToR	X
		RegWr	0	RegWr	0		
		MemRd	0	MemRd	0	RegWr	0
		MemWr	0				
		Branch	1	MemWr	0		
		RegDst	X				
		ALUSrc	0	Branch	1		
		ALUOp	01				
PC+4	0x104	PC+4	0x104	BrcTgt	0x134	MemRes	X
OpCode	4			isZero ?	0		
Rs	\$1	ALUOpr 1	102	ALURes	-2	ALURes	X
Rt	\$3	ALUOpr 2	104	ALUOpr 2	X		
Rd	X	Rt	X	DstRNum	X	DstRNum	X
Funct	X	Rd	X				
Imm (16)	12	Imm (32)	12				

iii. 0x0285c822 # sub \$25, \$20, \$5 #Inst.Addr = 0x100

IF / ID		ID / EX		EX / MEM		MEM / WB	
No Control Signal	-----	MToR	0	MToR	0	MToR	0
		RegWr	1	RegWr	1		
		MemRd	0	MemRd	0	RegWr	1
		MemWr	0				
		Branch	0	MemWr	0		

		RegDst	1				
		ALUsrc	0	Branch	0		
		ALUop	10				
PC+4	0x104			BrcTgt	X		
OpCode	0	PC+4	0x104	isZero?	X	MemRes	X
Rs	\$20	ALUOpr ₁	121	ALURes	15		
Rt	\$5	ALUOpr ₂	106	ALUOpr ₂	X	ALURes	15
Rd	\$25	Rt	X				
Funct	22	Rd	\$25	DstRNum	\$25	DstRNum	\$25
Imm (16)	X	Imm (32)	X				

3. Given the following three formulas (See Lecture #9, Section 5 Performance):

$$CT_{seq} = \sum_{k=1}^N T_k$$

$$CT_{pipeline} = \max(T_k) + T_d$$

$$Speedup_{pipeline} = \frac{CT_{seq} \times InstNum}{CT_{pipeline} \times (N + InstNum - 1)}$$

For each of the following processor parameters, calculate CT_{seq} , $CT_{pipeline}$ and $Speedup_{pipeline}$ (to two decimal places) for 10 instructions and for 10 million instructions.

	Stages Timing (for 5 stages, in ps)	Latency of pipeline register (in ps)
a.	300, 100, 200, 300, 100 (slow memory)	0
b.	200, 200, 200, 200, 200	40
c.	200, 200, 200, 200, 200 (ideal)	0

Answers:

	CT_{seq}	CT_{pipeline}	Speedup (10 inst)	Speedup (10m inst)
a.	1000ps	300ps	$(1000 \times 10) / (300 \times 14)$ = 2.38	$(1000 \times 10m) / (300 (10m+4))$ = 3.33
b.	1000ps	240ps	$(1000 \times 10) / (240 \times 14)$ = 2.98	$(1000 \times 10m) / (240 \times (10m+4))$ = 4.17
c.	1000ps	200ps	$(1000 \times 10) / (200 \times 14)$ = 3.57	$(1000 \times 10m) / (200 \times (10m+4))$ = 5.00