OPTTROT

CIRCUIT SYNTHESIS

Kim, Hyunseong

GIST

Sep 13th, 2024

1	Introduction	
	1.1	Quantum circuit
	1.2	Matrix-Tensor conversion
	1.3	Controlled Gate
2	Circuit Optimization	
	2.1	Universal Gate set
	2.2	Circuit Complexity
	2.3	Basic optimization method
3	Trotte	erization
	3.1	Trotterization circuit
	3.2	Reducing method
4	Pauli Frame	
1	IZ families	
2	2 Symplectic Representation of Pauli element	
3	Frame and an element	
4	Frame and frame	

Part I

TIME EVOLUTION OVER PAULI FRAME

INTRODUCTION

QUANTUM CIRCUIT

Some basic properties of quantum circuit.

► Each line is spin 1/2 system.

$$|\psi\rangle = \cos(\theta/2) |\uparrow\rangle + e^{i\phi} \sin(\theta/2) |\downarrow\rangle$$

▶ Usually, the arrow notations are represented with binary zero-one notation.

$$\left|\uparrow\right\rangle \rightarrow\left|0\right\rangle ,\left|\downarrow\right\rangle \rightarrow\left|1\right\rangle$$

- ▶ Time direction: From left to right, $|\psi\rangle$ U $|\phi\rangle$ \leftrightarrow $|\phi\rangle$ = U $|\psi\rangle$.
- \triangleright Each gate represents *n* qubit operator = 2^n size unitary matrix.


$$U = \begin{bmatrix} c_0 + c_3 & c_1 - ic_2 \\ c_1 + ic_2 & c_0 - c_3 \end{bmatrix}$$

▶ It represents a quantum algorithm, and sometimes we call it as a quantum program.

INTRODUCTION

MATRIX-TENSOR CONVERSION

We can convert the circuit as tensor or matrix formula.




INTRODUCTION

CONTROLLED GATE

Controlled gate: A gate applying a specific operator on *controlled* qubit by the state of *control* qubit. It is an unseparable 2-qubit gate.

Example: CX(CNOT), CY, CZ gates.



General case: Controlled-U gate

$$= |0\rangle\langle 0|\otimes I + |1\rangle\langle 1|\otimes U = \begin{bmatrix} I & O \\ O & U \end{bmatrix}$$


Warning
$$\downarrow \qquad \qquad \downarrow \qquad \qquad \qquad \qquad \downarrow \qquad \qquad \qquad \downarrow \qquad \qquad \downarrow \qquad \qquad \downarrow \qquad \qquad \downarrow \qquad \qquad \qquad \qquad \downarrow \qquad \qquad \qquad \downarrow \qquad \qquad \qquad \qquad \downarrow \qquad \qquad \qquad \downarrow \qquad \qquad \qquad \qquad \qquad \downarrow \qquad \qquad \qquad \qquad \qquad \downarrow$$

UNIVERSAL GATE SET

Theorem 1

Solovay-Kaitaev Theorem

Any n qubit unitary matrix could be approximated with combination of 1 and 2 qubits gates.




Universal gate set:

ightharpoonup { *CNOT*, *H*, *S*, *T*} is universal.

UNIVERSAL GATE SET

Example: Toffoli gate



CIRCUIT COMPLEXITY

Complexity: A measure of resource to be used in calculation. Usually, we count a number of operation in a specific task.

In quantum circuit, number of gates is proportion to operation complexity. By the set of universal gates, the complexity could be different.


Example in $\{CNOT, H, S, T\}$ set.

- ▶ Reducing specific gate: *T* and *CNOT* gates are hard to implement and yield huge error comparing to other gates.
- ► Reducing overall steps in circuit:


BASIC OPTIMIZATION METHOD

Assume that we have a given circuit representation of U.

1. By the type of the gate, we can modify the order and location of the gates. Therefore, there are equivalent representation of single *U* with different complexity.



2. All quantum gates are unitary operators, $U^{\dagger} = U^{-1}$, we can eliminate $U^{\dagger}U$ pairs.



TROTTERIZATION

On gate model computation, an implementation of quantum dynamics is a mimicking a time-propagator operator U corresponding to a system hamiltonian H.

$$|\psi(0)\rangle \rightarrow U \rightarrow \psi(t)\rangle$$

The propagator *U* is determined by Schrödinger equation.

$$i\hbar|\psi\rangle=H|\psi\rangle,\,|\psi(t)\rangle=e^{-iH/\hbar t}|\psi(0)
angle$$

TROTTERIZATION


TROTTERIZATION CIRCUIT

Standard method to implement time evolution is a Trotterization

$$\lim_{n\to\infty} (e^{A/n}e^{B/n})^n = e^{A+B} \tag{2}$$

1. Construct a single Pauli element evolution gate.


2. Combine the circuit by the Hamiltonian




TROTTERIZATION

REDUCING METHOD

Problem: Simply concatenating the single terms requires too many gates.




Question: What hamiltonian would be a corresponding hamiltonian of the next circuit?




Answer: H = ZZ + XX

We can decrease the circuit depth for the given time-evolution.



Key properties: ZZ and XX are *commuting* to each other. If H = ZZ + ZX then the above optimization is impossible.

To construct the such optimization, we must know **what Pauli term** contributes to each wire on circuit, when we apply a Rotation gate on it.



Pauli Frame is a representation of the Pauli elements on circuit. See details on Schmitz et al., 2023.

Graph Optimization Perspective for Low-Depth Trotter-Suzuki Decomposition

Albert T. Schmitz

Intel Labs, Intel Corporation, Hillsboro, Oregon 97124, USA
Department of Physics and Center for Theory of Quantum Matter,
University of Colorado, Boulder, Colorado 80309, USA

Nicolas P. D. Sawaya
Intel Labs, Intel Corporation, Santa Clara, California 95054, USA

Sonika Johrf and A.Y. Matsuura
Intel Labs, Intel Corporation, Hillsboro, Oregon 97124, USA
(Dated: May 30, 2023)

Definition 4.1

Pauli Frame

For N qubit system, Pauli Frame is a collection of 2N number of generalized Pauli elements, $B = (\{s_i\}_{i=1}^N, \{\tilde{s}_i\}_{i=1}^N), \forall i, s_i, \tilde{s}_i \in \mathcal{P}$, satisfying the next conditions.

- 1. $[s_i, s_j] = 0 \, \forall i, j \in [N]$
- 2. $[s_i, \tilde{s}_i] \neq 0 \ \forall i \in [N]$
- 3. $[s_i, \tilde{s}_j] = 0 \forall i \neq j$

$$B = egin{bmatrix} oldsymbol{s}_1 & , & oldsymbol{ ilde{s}}_1 \ oldsymbol{s}_2 & , & oldsymbol{ ilde{s}}_2 \ dots & , & dots \ oldsymbol{s}_N & , & oldsymbol{ ilde{s}}_N \end{bmatrix}$$

Gate actions on the frame

$$B = \begin{bmatrix} IIZ & , & IIX \\ IZI & , & IXI \\ ZII & , & XII \end{bmatrix}$$

- 1. Hadamard gate(H): $s_i \leftrightarrow \tilde{s}_i$
- 2. Phase gate(S): $\tilde{s}_i = s_i + \tilde{s}_i$
- 3. CX gate: $s_j = s_i + s_j$, $\tilde{s}_i = \tilde{s}_i + \tilde{s}_j$

Example: $B \rightarrow_{(CX_{1,2})} B'$

$$B' = \begin{bmatrix} I/Z & , & IXX \\ IZZ & , & IXI \\ ZII & , & XII \end{bmatrix}$$

Using a Pauli Frame we can chase the Pauli element we can rotate on the circuit by applying RZ gate.





Figure. Example of Pauli term chasing on circuit by Clifford gate application.

CLIFFORD TRANSFORMATION OVER FRAME


Clifford gates [CX, H, S] preserve the structure of Pauli Frame.

$$B_i \rightarrow_{clifford} B_j$$

Examples: $\exp(-it(ZZ + XX))$ time evolution gate




We can make any Pauli frame on N qubit system using Clifford gate set.



That is, optimization of Trotter circuit is equivalent to finding an optimial **path** defined with Pauli frames and corresponding **Clifford gates**. In original paper, Schmitz et al., 2023 concluded that

- 1. Path finding problem is a Classic NP hard problem (Traveling Purchaser Problem).
- 2. There is no method to derive the Clifford gate connecting two arbitrary frames, B_1 , B_2 .

$$B_1 \rightarrow_{???} B_2$$




Part II

CIRCUIT SYNTHESIS

IZ FAMILIES

CX gate makes product of two Pauli elements on stabilizer of the frame.



Symplectic Representation of Pauli Element

Usually, we manipulate Pauli element as tensor product of Pauli matrices.

$$P = IXZYI = I \otimes X \otimes Z \otimes Y \otimes I$$

We can represent them into a product of X, I or Z, I produced elements without considering phase.

$$YXIY = XXIX \cdot ZIIZ$$

Then we can make a bijective transformation between Pauli elements and 2 binary vectors tuple.

$$P = (-i)^f \hat{X}^{\vec{x}} \cdot \hat{Z}^{\vec{z}}$$

$$P \leftrightarrow (\vec{x}, \vec{z})$$

This is called by *symplectic representation* of Pauli elements.

SYMPLECTIC REPRESENTATION OF PAULI ELEMENT

IZ family Pauli element is Pauli elements generated by tensor products of *I*, *Z*.

Example: IIIIZ, ZIZIZIZ, ZZZZI.

Simplectic representation of *IZ* family, (\vec{x}, \vec{z}) .

$$IIIZ = ([0,0,0,0],[0,0,0,1]), IZIZ = ([0,0,0,0],[0,1,0,1])$$

Product: $IIIZ \cdot IZIZ = IZII$


$$[0,0,0,1]^{\wedge}[0,1,0,1] = [0,1,0,0]$$

^ is a bitwise XOR operation.

We want to apply $\exp(-itIIZZ)$ gate on circuit when the given circuit state was, B with Pauli frame representation.

$$B = \begin{bmatrix} ZZZI \\ ZZIZ \\ ZIZZ \\ IZZZ \end{bmatrix} \rightarrow B' = \begin{bmatrix} \cdot \\ IIZZ \\ \vdots \end{bmatrix}$$

The circuit is simple, in here we will reconstruct the circuit with algorithmically.



Now, change the representation as binary vector

$$B = \begin{bmatrix} ZZZI \\ ZZIZ \\ ZIZZ \\ IZZZ \end{bmatrix} = \begin{bmatrix} 1110 \\ 1101 \\ 1011 \\ 0111 \end{bmatrix} = \begin{bmatrix} \vec{w}_1 \\ \vec{w}_2 \\ \vec{w}_3 \\ \vec{w}_4 \end{bmatrix}$$
(4)

With the binary represent, the CX combination of i, j-th wires is identical to generate XOR of two w_i s, $w_i \oplus w_j$. XOR is commutative so that, the problem becomes the next statement.

Definition 3.1

Find the minimum size subset $\{w_k\} \subset B$ whose XOR products is P where,

$$P = \bigoplus_k \vec{w}_k$$

More simply, it is equivalent with finding a binary vector $\vec{x} \in \{0, 1\}^N$ of

$$P = \bigoplus_{i=1}^{N} x_i \& \vec{w}_i \tag{5}$$

Let, $v = [1, 1, 0, 0]^T$, it is a symplectic representation of Z_1Z_2 , and $x = [x_1, x_2, x_3, x_4]^T$, $x_i \in \{0, 1\}$.

$$Mx = v$$
 (6)

$$M = \left[\begin{array}{c|c} w_1 & w_2 & w_3 & w_4 \end{array} \right] \tag{7}$$

$$\begin{bmatrix} 0 & 1 & 1 & 1 \\ 1 & 0 & 1 & 1 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 0 \end{bmatrix} \cdot \begin{bmatrix} x_1 \\ x_2 \\ x_3 \\ x_4 \end{bmatrix} = \begin{bmatrix} 1 \\ 1 \\ 0 \\ 0 \end{bmatrix}$$
 (8)

How can we use gauss elimination: $(\mathbb{Z}/2\mathbb{Z}, \wedge, \&)$ form a modulo 2 field. Therefore, $w_i \oplus w_j$ is a linear combination over $(\mathbb{Z}/2\mathbb{Z})^4$.


With Gauss elimination method, Reduced row echelon form would be obtained.

$$\begin{bmatrix} M \mid v \end{bmatrix} \rightarrow \begin{bmatrix} 1 & 1 & 0 & 0 & 0 \\ 0 & 1 & 1 & 0 & 1 \\ 0 & 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 1 & 0 \end{bmatrix}$$
 (9)

- 1. $w_1 \oplus w_2 = 0$
- 2. $w_2 \oplus w_3 = 1$
- 3. $w_3 = 0$
- 4. $w_4 = 0$

Thus, we get x = [1, 1, 0, 0], and it means $[0, 1, 1, 1] \oplus [1, 0, 1, 1] = [1, 1, 0, 0]$

It means that CX over 1st and 2nd yields Z1Z2 = IIZZ Pauli element on the frame. The process reached the same point we had predicted at first.



From the above method when two frames was given, B_1 , B_2 , we can construct $\bigoplus_i x_i \& w_i$ representation for all $v_i \in B_2$.

$$B_1 = egin{bmatrix} w_1 \ w_2 \ w_3 \ w_4 \end{bmatrix}, B_2 = egin{bmatrix} v_1 &=& w_1 \oplus w_2 \ v_2 &=& w_2 \oplus w_4 \ v_3 &=& w_1 \oplus w_2 \oplus w_4 \ v_4 &=& w_2 \oplus w_3 \end{bmatrix}$$


Rewrite the addition as more convenience form +.

$$\begin{bmatrix} v_1 & = & w_1 + w_2 \\ v_2 & = & w_2 + w_4 \\ v_3 & = & w_1 + w_2 + w_4 \\ v_4 & = & w_2 + w_3 \end{bmatrix}$$

$$\begin{bmatrix} IIIZ\\IIZI\\IZII\\ZIII \end{bmatrix} = \begin{bmatrix} 1 & 0 & 0 & 0\\0 & 1 & 0 & 0\\0 & 0 & 1 & 0\\0 & 0 & 0 & 1 \end{bmatrix} \rightarrow \begin{bmatrix} 0 & 1 & 0 & 1\\0 & 1 & 0 & 0\\1 & 0 & 1 & 0\\1 & 1 & 0 & 0 \end{bmatrix} = \begin{bmatrix} ZIZZ\\IIIZ\\IZII\\ZZII \end{bmatrix}$$

LU/UL decomposition: Decomposition of the given matrix into lower triangular and upper triangular. L, U non-zero terms indicate elementary row operators.

$$\begin{bmatrix} 1 & 1 & 0 & 0 \\ 1 & 0 & 1 & 1 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix} = L \cdot U = \begin{bmatrix} 1 & 0 & 0 & 0 \\ 1 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 1 & 1 \end{bmatrix} \cdot \begin{bmatrix} 1 & 1 & 0 & 1 \\ 0 & 1 & 0 & 1 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix}$$



The circuit is a reversible linear quantum circuit, we can adopt various optimization algorithmsPatel et al., 2008.

General case: What about general Pauli elements? We cannot use the method for general Hamiltonian elements, since there are some elements anti-commuting to the other.

For example, if frames are connected by the next stabilizers,

$$ZXZX$$
, $YXYX$, $YZYZ$, $XXXX$, . . .

They are mutually commuting. In that case, we can use the above method we applied to IZ family.

Theorem 2

Let N qubit system and the N fold Pauli group be a \mathcal{P} . If the union of stabilizers of two Pauli frames, B_1 , B_2 , were mutually commuting subset of \mathcal{P} . The Clifford gate connecting the two frame only consist of CX gates.

REFERENCES I

- Patel, K. N., Markov, I. L., & Hayes, J. P. (2008). **Optimal synthesis of linear reversible circuits.**Quantum Info. Comput., 8(3), 282–294.
- Schmitz, A. T., Sawaya, N. P. D., Johri, S., & Matsuura, A. Y. (2023, May). Graph Optimization Perspective for Low-Depth Trotter-Suzuki Decomposition [arXiv:2103.08602 [cond-mat, physics:math-ph, physics:physics, physics:quant-ph]].