

24-Bit Analog-to-Digital Converter (ADC) for Weigh Scales

DESCRIPTION

Based on Avia Semiconductor's patented technology, HX711 is a precision 24-bit analog-to-digital converter (ADC) designed for weigh scales and industrial control applications to interface directly with a bridge sensor.

The input multiplexer selects either Channel A or B differential input to the low-noise programmable gain amplifier (PGA). Channel A can be programmed with a gain of 128 or 64, corresponding to a full-scale differential input voltage of ±20mV or ±40mV respectively, when a 5V supply is connected to AVDD analog power supply pin. Channel B has a fixed gain of 32. Onchip power supply regulator eliminates the need for an external supply regulator to provide analog power for the ADC and the sensor. Clock input is flexible. It can be from an external clock source, a crystal, or the on-chip oscillator that does not require any external component. On-chip poweron-reset circuitry simplifies digital interface initialization.

There is no programming needed for the internal registers. All controls to the HX711 are through the pins.

FEATURES


- Two selectable differential input channels
- On-chip active low noise PGA with selectable gain of 32, 64 and 128
- On-chip power supply regulator for load-cell and ADC analog power supply
- On-chip oscillator requiring no external component with optional external crystal
- On-chip power-on-reset
- Simple digital control and serial interface: pin-driven controls, no programming needed
- Selectable 10SPS or 80SPS output data rate
- Simultaneous 50 and 60Hz supply rejection
- Current consumption including on-chip analog power supply regulator:

normal operation < 1.5mA, power down < 1uA

- Operation supply voltage range: 2.6 ~ 5.5V
- Operation temperature range: -40 ~ +85℃
- 16 pin SOP-16 package

APPLICATIONS

- · Weigh Scales
- Industrial Process Control




 $Fig. \ 1 \ Typical \ weigh \ scale \ application \ block \ diagram$

TEL: (592) 252-9530 (P. R. China) EMAIL: market@aviaic.com



Pin Description



SOP-16L Package


Pin#	Name	Function	Description
1	VSUP	Power	Regulator supply: 2.7 ~ 5.5V
2	BASE	Analog Output	Regulator control output (NC when not used)
3	AVDD	Power	Analog supply: 2.6 ~ 5.5V
4	VFB	Analog Input	Regulator control input (connect to AGND when not used)
5	AGND	Ground	Analog Ground
6	VBG	Analog Output	Reference bypass output
7	INA-	Analog Input	Channel A negative input
8	INA+	Analog Input	Channel A positive input
9	INB-	Analog Input	Channel B negative input
10	INB+	Analog Input	Channel B positive input
11	PD_SCK	Digital Input	Power down control (high active) and serial clock input
12	DOUT	Digital Output	Serial data output
13	XO	Digital I/O	Crystal I/O (NC when not used)
14	XI	Digital Input	Crystal I/O or external clock input, 0: use on-chip oscillator
15	RATE	Digital Input	Output data rate control, 0: 10Hz; 1: 80Hz
16	DVDD	Power	Digital supply: 2.6 ~ 5.5V

Table 1 Pin Description

HX711: 24-bit Delta Sigma ADC interface for weight scale 0.0

Features

- Implements software interface for HX711 ADC
- Interfaces single HX711 sensor board
- Uses interrupt or polling methods
- Has selectable ADC gain



General description

The HX711^(*) component implements software interface to HX711 24-bit analog- to-digital converter by AVIA Semiconductor, designed for weigh scales and industrial control applications [1]. Using this component in conjunction with external HX711 ADC, PSoC can detect small DC signals in the range of ± 20 mV, ± 40 mV or ± 80 mV at 10 Hz or 80 Hz sampling rate. Component consume little to none hardware resources, and spares few clocks ($\sim 0.01\%$). Multiple instances of the component can run asynchronously in the project.



When to use HX711 component

Component was developed for a weight scale project, where multiple load cells must be measured using HX711 boards. It can be useful whenever a weak signal needs to be digitized with high precision, such as bio-potentials, ECG signal etc. Component is useful for a system with limited hardware resources, such as PSoC4. Component was tested using CY8KIT-059 prototyping kit (PSoC5LP) and CY8KIT-042 Pioneer Board (PSoC4200). Several demo projects are provided along with the Application Note.

^{*} Hereafter referred to as "ADC"

Input-output connections

sdat – ADC data input

External terminal for connecting to a HX711 annotation component (off-chip). The pin is always visible. The pin doesn't have to be connected; it is merely an external terminal to the annotation component, provided to enhance visibility of the component. Actual assignment of the digital pin is performed in the Pins dialog. See **Implementation** section for details.

sclk – clock output

External terminal for connecting to a HX711 annotation component (off-chip). The pin is always visible. The pin doesn't have to be connected; it is merely an external terminal to the annotation component, provided to enhance visibility of the component. Actual assignment of the digital pin is performed in the Pins dialog. See **Implementation** section for details.


irq - interrupt output

Output pin for external interrupt connection. The pin is visible when **interrupt** option is selected in Advanced Dialog. When visible, the pin must be connected to an interrupt.

Page **2** of **17** Rev. *B

Parameters and Settings

Basic dialog provides following parameters^(*):



ADC_gain (128 / 64 / 32)

Programmed gain setting of the ADC. Valid values are 128, 64 or 32, which correspond to ADC input scale of ± 20 mV, ± 40 mV or ± 80 mV respectively. Note that setting the ADC gain to 128 or 64 automatically selects ADC input A; gain of 32 automatically selects ADC input B. The value can't be changed during the run-time. Default value is 128. See **Implementation** section for details.


ADC_offset (int32)

Offset value to be subtracted from the ADC raw count reading. This offset can be used to tare weight scale or for zeroing ADC input offset. Default offset value is 0. The value can be changed during the run-time. Its value will be automatically subtracted from all consequent ADC raw count readings. See **Application Programming interface** section for details.

Rev. *B Page **3** of **17**

^{*} Component was intentionally compiled using Creator 4.0 for compatibility with older versions.

Advanced dialog provides following parameters:



state_check (polling / interrupt)

Selects how the ADC data ready status is detected. Valid options are polling / interrupt. When **interrupt** option is selected, an external interrupt on **irq** pin should be configured by the user. When **polling** option is selected, the **irq** output pin becomes hidden. By default the component is configured for polling. Due to efficient pin polling implementation, taking roughly a single processor clock, there is typically no noticeable performance difference between the interrupt and polling methods. Using the interrupt option may help if another long-running process is blocking ADC polling, or when many HX711 units are running simultaneously in the project. The interrupt technique uses "per-pin" method (not "per-port"), requiring individual interrupt per each instance of the component in the project. This allows for independent configuration of multiple HX711 components using any available pins /ports^(*).

Page **4** of **17** Rev. *B

Some restrictions apply on PSoC4 chips. See **Pins Assignment** section for details.

Application Programming Interface

Function	Description
ADC_Start()	Initialize and start ADC
ADC_Stop()	Stop ADC
ADC_GetResult32()	Read ADC data
ADC_Count_to_mV()	Converts ADC counts to mV
ADC_SetOffset()	Set ADC tare offset
Variable	Description
ADC_DataReady	Flag signaling that data is ready for reading
ADC_Count	ADC counts (last read value)
ADC_Gain	ADC PGA gain
ADC_Offset	ADC tare offset

void ADC_Start()

Description: Initializes component and starts ADC conversion. Note that Delta Sigma ADC

conversion needs priming, and first four ADC readings after the start (400ms at

10 Hz) are usually containing errors and must be discarded.

Parameters: none

Return Value: none

void ADC_Stop()

Description: Stops ADC conversion and puts it into low-current (sleep) mode.

Parameters: none

Return Value: none

int32 ADC_GetResult32()

Description: Reads ADC count. This function should be called after ADC signals the data is

ready for reading. Reading ADC data clears ADC data buffer; it should be

Rev. *B Page **5** of **17** performed only once after the ADC data is ready. The ADC offset value is subtracted from ADC raw count reading before returning the result.

Parameters: none

Return Value: ADC raw count minus ADC offset.

float ADC_Count_to_mV (int32 value)

Description: Converts ADC count to mV scale according to the selected ADC gain.

Parameters: value – ADC count

Return Value: ADC voltage, mV.

Void ADC_SetOffset (int32 value)

Description: Sets ADC tare offset. This offset value will be automatically subtracted from all

consequent ADC raw count readings. This offset can be useful for zeroing ADC (weight scale tare). This value will not automatically adjust upon ADC gain

change.

Parameters: value – offset value

Return Value: none

uint8 ADC_DataReady

Description: Flag indicating that ADC data are ready for reading. Read-only.

This flag is available only when polling method is selected. Check this flag in the main() loop to detect when ADC data is ready for reading. The flag is latching – no ADC sampling occurs until the flag is cleared. The flag will reset automatically

upon ADC reading.

Return Value: 1 – data is ready, otherwise return value is 0.

Page **6** of **17** Rev. *B

int32 ADC_Count

Description: This variable retains ADC count obtained by last call of GetResult32(). Read-only.

Return Value: ADC raw count minus ADC offset.

uint8 ADC_Gain

Description: Returns current ADC gain. Read-only.

Return Value: ADC gain (128, 64 or 32).

int32 ADC_Offset

Description: Returns current ADC offset. Read-only.

Return Value: ADC offset.

Rev. *B Page **7** of **17**

Functional Description

The HX711^(*) is a precision 24-bit analog- to-digital converter (ADC) designed for weigh scales and industrial control applications to interface directly with a bridge sensor [1]. It has ADC, oscillator, bandgap reference and power supply regulator integrated into the single chip. The input multiplexer selects either Channel A or B differential input to the low-noise programmable gain amplifier (PGA). Channel A can be programmed with a gain of 128 or 64, corresponding to a full-scale differential input voltage of ±20mV or ±40mV respectively, when a 5V supply is connected to AVDD analog power supply pin. Channel B has a fixed gain of 32. On-chip power supply regulator eliminates the need for an external supply regulator to provide analog power for the ADC and the sensor. The HX711 is typically available in form of integrated PCB assembly, which includes a transistor for voltage regulation and passive RC network for low-pass filtering the ADC inputs. The weight sensors (load cell) come in various shapes and are can be rated from 0.1 kg to over 1000 kg full scale.





Figure 1. Typical 4-wire load cell (left) and low-cost HX711 PCB assembly (right)

Connection diagram of HX711 is shown on Figure 2. For operation it needs only power (Vcc), and two wires for communicating with MCU: DOUT (data) and SCK (clock).




Figure 2. HX711 standard wiring diagram. The LPFs and rate selection resistor are not shown.

Page **8** of **17** Rev. *B

^{*} Manuf. by AVIA Semiconductor

Implementation

The 2-wire communication algorithm

Component uses 2-wire communication to read ADC data and to set ADC gain [1], implemented entirely in software code. Such approach saves PSoC valuable hardware resources, but is limited to low sampling rates due to the CPU involvement. Fortunately, it is totally sufficient for HX711, operating at low rates (10/80 Hz). The 2-wire communication uses a data pin (SDAT) and a clock pin (SCLK) to clock-in serial data into 24-bit shift-in buffer [1]. It takes 24 clocks to read the data and extra 1 to 3 clocks to set next ADC gain after each data reading (*):

```
for (i=0; i<24; i++)
                                          // clock in data
    Pin SCLK Write(1);
                                         // toggle the clock
   Pin SCLK Write(0);
   result <<= 1;
                                         // shift-in buffer
   CyDelayCycles(0);
                                         // add small delay
   if (Pin_SDAT_Read()) result++;  // read next bit
}
                                         // set gain for next measurement
for (i=0; i<Sgain; i++)</pre>
                                         // = 1, 2, 3 (gain=128, 32, 64)
                                         // toggle the clock
   Pin SCLK Write(1);
   Pin SCLK Write(0);
}
if (CHECK_BIT(result,23))
                                         // convert final result
   result = result | 0xff000000;
                                         // to signed 32-bit value
```

In the polling mode the DataReady flag is parsed in the main loop. This flag is automatically cleared upon reading the ADC data. For the interrupt mode implementation see demo project provided. Main loop code:

Timing diagram for ADC single reading cycle is shown on Figure 3. Single ADC conversion period takes processor 9approx. 600 clocks (13 us at 48 MHz BUS_CLK). See **Performance** section for details.

Rev. *B Page **9** of **17**

^{*} Actual code is optimized for performance and may differ from the one shown.




Figure 3. Data reading and gain selection timing [1].

ADC gain and sample rate selection

The HX711 has three available ADC input scales: ± 20 mV, ± 40 mV and ± 80 mV (Table 1). When ADC gain is set to 64 or 128, the ADC samples input A. When the ADC gain is 32, the ADC samples input B.

Table 1. ADC input channel and full scale vs gain.

ADC gain	ADC input	ADC full scale, mV
128	Α	±20
64	Α	<u>±</u> 40
32	В	±80

ADC sampling rate (10/80 Hz) is controlled by the state of the RATE Pin 15. Default rate is 10 Hz. Selecting 80 Hz requires moving a zero-ohm resistor on the PCB assembly (Figure 4).




Figure 4. Left: HX711 chip pinout. Right: ADC input channel selection using zero-ohm resistor.

Red – selected input is A (default), Blue – selected input is B.

Page **10** of **17** Rev. *B

Pins configuration

To communicate with HX711 board, the component utilizes buried pins. By default, the SCLK pin is automatically configured for strong drive, and SDAT pin is configured for high impedance digital; the only job left to user is to assign pins in the Pin Configuration window.

HX711 pins configuration is shown on Figure 5. The pins selection is arbitrary; they can be assigned to any available pins / ports. On PSoC4 certain limitations apply for pins selection in the interrupt mode due to the specific implementation of the component, which involves hardware connection of the SDAT pin to the external interrupt though the logic NOT element (due to reversed ADC logic). In this case the selection of the SDAT pin is limited to the Ports 0 to 3 (other PSoC4 ports do not support hardware connection).




Figure 5. Pins configuration: (a)- component appearance on schematic, (b)- pins assignment. The off-chip annotation component is provided merely for illustration purpose; its presence on the schematic does not affect operation of the component.

Features not implemented

Following features that are not implemented in the current version of the component:

- ADC gain changeable at run-time
- ADC reading timeout
- ADC presence status / disconnect
- Synchronous reading of multiple ADCs

Rev. *B Page **11** of **17**

Performance

Component was tested using PSoC5LP (CY8KIT-059) and PSoC4200 (CY8CKIT-042 Pioneer Kit). The component doesn't use UDB, performing all operation entirely by CPU. PSoC5 ADC reading cycle consumes about 600 clocks, making total CPU load very small (~0.01%). Typical results for PSoC5LP and PSoC4 are presented below.

Table 2. Typical CPU clocks consumption by single ADC reading for PSoC5 and PSoC4.

Option	PSoC5	PSoC4
debug ^(*)	580	1850
release ^(†)	580	1050

^(*) data collected in debug mode with compiler optimization turned off, BUS CLK=24 MHz

Resources

Component resources consumption is provided below. The component doesn't use UDB 12datapath. Component does not have built-in DMA capabilities.

Table 3. PSoC5 and PSoc4 resources consumption.

Resource	Polling mode	Interrupt mode
interrupts	0	1
PLD macrocells	0	1

Sample Firmware Source Code

Basic component demo is shown in **Appendix 1**. Several other demo projects are provided.

Component Changes

Version	Description of changes	Reason for changes/impact
0.0	Version 0.0 is the first beta release	
0.0.b	Updated datasheet	Rev. A incorrectly described gain and clock setting

References

1. HX711 datasheet,

https://cdn.sparkfun.com/datasheets/Sensors/ForceFlex/hx711_english.pdf

2. HX711 MH boards with potential PCB error, https://forum.arduino.cc/index.php?topic=428169.0

Page **12** of **17** Rev. *B

^(†) data collected in release mode with compiler optimization set to speed, BUS_CLK=24 MHz

Appendix 1

Basic example using the component

Several demo projects provided, showing component use with PSoC4 and PSoC5. Basic example using PSoC4 Pioneer Board (CY8CKIT-042) is shown on Figures 6. The component is configured for polling method, and HX711 is sampling the input A at 10 Hz (default settings). A 1kg-rated load cell was attached to the HX711 board as shown on Figure 7.




Figure 6. PSoC4 demo schematic. The HX711_1 annotation component and Load Cell resistor bridge are optional off-chip components added for illustration purpose.




Figure 7. HX711 ADC board connection to the PSoC4 Pioneer Board (CY8CKIT-042) using KIT-042 annotation stub^(*).

Rev. *B Page **13** of **17**

KIT-042: Annotation component for CY8CKIT-042 Pioneer Kit, https://community.cypress.com/thread/48742




Figure 8. Data conditioning and plotting using MedianFilter and SerialPlot components.

The ADC data are streamed to the SerialPlot charting software^(*) or a text terminal using UART communication through USB-UART bridge, built into the KitProg. For that purpose, the PSoC4 UART_Tx output (Pin 0.5) is wired to the PSoC5 USB-UART_Rx (Pin 12.6), which appears on the host computer as a COM port (Figure 7). Custom SerialPlot^(†) component handles interface between PSoC and charting software. Prior to output, the raw data from the ADC are conditioned using the MedianFilter component^(‡). The length of the filter (19 data points) is causing small (1 sec) delay response, but effectively removes spurious artefacts due to the weight loading procedure, while also reducing statistical noise.




Figure 9. ADC response to 2.5 g weight (1-cent coin). Load cell is rated 1 kg, ADC gain is 128.

Red line – ADC raw data, blue line – median filter output.

Page **14** of **17** Rev. *B

^{*} SerialPlot – Realtime Plotting Software for UART/Serial Port, https://hasanyavuz.ozderya.net/?p=244

[†] SerialPlot: interface to real-time data charts, https://community.cypress.com/thread/52310

^{*} MedianFilter: sliding window median filter component, https://community.cypress.com/thread/52512

Tare (zero weight) button switch (polling pins using PSoC4 WDT callback interrupt)




Figure 10. Using ButtonSw32 debouncer component to detect button events.

Project demonstrates a "Tare" option for zeroing the output of the scale. It uses custom debouncing component ButtonSw32^(*) to detect onboard button press events, and applies compensation offset using component build-in API. Estimated sensitivity of the scale using 1 kg load cell is approx. 920 counts/g, with short-term accuracy of about 27 mg (after the median filter).




Figure 11. Load scale tare (zero) using a switch button. Button press event is marked by the arrow.

Rev. *B Page **15** of **17**

_

^{*} ButtonSw32: button switch debouncer component, https://community.cypress.com/thread/36769

Appendix 2

Off-chip annotation components

The HX711 component is accompanied with off-chip annotation components facilitating schematic drawing and enhancing visibility. They can be used in conjunction with the PSoC Annotation library and KIT-042, KIT-044, and KIT-059 annotation stubs.



Figure 12. HX711 off-chip annotation components: left – full featured; right - compact.




Figure 13. Schematic example for HX711 and CY8CKIT-059 using PSoC Annotation library(*).

Page **16** of **17** Rev. *B

^{*} PSoC Annotation Library v1.0, https://community.cypress.com/thread/48049

Appendix 3

Known HX711 PCB design issue

The HX711 PCB assemblies are available from various sources and have some design variations. Many of the low-cost versions share the same defective PCB layout [2], where the E- terminal to the bridge is not physically connected to the ground and floats at about 0.6V. As a result, the bridge excitation pin E+ is not regulated and floats at about 4.9-5V (Vdd). Simple repair solution is to solder a shorting wire between the E- terminal and GND as shown on the Figure 12 (left). Alternative solution, which requires some soldering skills, is to short E- terminal and the bottom ground plane as shown of Figure 12 (right). When the E- terminal is properly grounded, the E+ voltage stabilizes at about 4.3V.





Figure 14. Options for repair HX711 PCB board: left – the E- terminal connected to GNP pin using wire; right – the E- terminal connected directly to the ground plane with a solder blob.

Rev. *B Page **17** of **17**



KEY ELECTRICAL CHARACTERISTICS

Parameter	Notes	MIN	TYP	MAX	UNIT
Full scale differential input range	V(inp)-V(inn)	± 0.5 (AVDD/GAIN)		V	
Common mode input		AGND+1.2		AVDD-1.3	V
	Internal Oscillator, RATE = 0 Internal Oscillator, RATE = DVDD		10 80		Hz
Output data rate	Crystal or external clock, RATE = 0		f _{clk} /1,105,920		
	Crystal or external clock, RATE = DVDD		$f_{clk}/138,240$		
Output data coding	2's complement	800000		7FFFFF	HEX
Output settling time (1)	RATE = 0		400		ms
	RATE = DVDD		50		
Input offset drift	Gain = 128	0.2			mV
	Gain = 64	0.4			
Input noise	Gain = 128, RATE = 0	50			nV(rms)
1	Gain = 128, RATE = DVDD		90		
Temperature drift	Input offset (Gain = 128)		±6		nV/℃
1	Gain (Gain = 128)	±5			ppm/℃
Input common mode rejection	Gain = 128, RATE = 0	100			dB
Power supply rejection	Gain = 128, RATE = 0		100		dB
Reference bypass (V_{BG})			1.25		V
Crystal or external clock frequency		1	11.0592	20	MHz
Power supply voltage	DVDD	2.6		5.5	V
Tower suppry voltage	AVDD, VSUP	2.6		5.5	
Analog supply current (including regulator)	Normal		1400		μΑ
, , , , , , , , , , , , , , , , , , , ,	Power down		0.3		
Digital supply current	Normal	100			μΑ
Digital supply current	Power down		0.2		

⁽¹⁾ Settling time refers to the time from power up, reset, input channel change and gain change to valid stable output data.

Table 2 Key Electrical Characteristics



Analog Inputs

Channel A differential input is designed to interface directly with a bridge sensor's differential output. It can be programmed with a gain of 128 or 64. The large gains are needed to accommodate the small output signal from the sensor. When 5V supply is used at the AVDD pin, these gains correspond to a full-scale differential input voltage of ±20mV or ±40mV respectively.

Channel B differential input has a fixed gain of 32. The full-scale input voltage range is $\pm 80 \text{mV}$, when 5V supply is used at the AVDD pin.

Power Supply Options

Digital power supply (DVDD) should be the same power supply as the MCU power supply.

When using internal analog supply regulator, the dropout voltage of the regulator depends on the external transistor used. The output voltage is equal to $V_{AVDD} = V_{BG} * (R1 + R2) / R1$ (Fig. 1). This voltage should be designed with a minimum of 100 mV below VSUP voltage.

If the on-chip analog supply regulator is not used, the VSUP pin should be connected to either AVDD or DVDD, depending on which voltage is higher. Pin VFB should be connected to Ground and pin BASE becomes NC. The external 0.1uF bypass capacitor shown on Fig. 1 at the VBG output pin is then not needed.

Clock Source Options

By connecting pin XI to Ground, the on-chip oscillator is activated. The nominal output data rate when using the internal oscillator is 10 (RATE=0) or 80SPS (RATE=1).

If accurate output data rate is needed, crystal or external reference clock can be used. A crystal can be directly connected across XI and XO pins. An external clock can be connected to XI pin, through a 20pF ac coupled capacitor. This external clock is not required to be a square wave. It can come directly from the crystal output pin of the MCU chip, with amplitude as low as 150 mV.

When using a crystal or an external clock, the internal oscillator is automatically powered down.

Output Data Rate and Format

When using the on-chip oscillator, output data rate is typically 10 (RATE=0) or 80SPS (RATE=1).

When using external clock or crystal, output data rate is directly proportional to the clock or crystal frequency. Using 11.0592MHz clock or crystal results in an accurate 10 (RTE=0) or 80SPS (RATE=1) output data rate.

The output 24 bits of data is in 2's complement format. When input differential signal goes out of the 24 bit range, the output data will be saturated at 800000h (MIN) or 7FFFFFh (MAX), until the input signal comes back to the input range.

Serial Interface

Pin PD_SCK and DOUT are used for data retrieval, input selection, gain selection and power down controls.

When output data is not ready for retrieval, digital output pin DOUT is high. Serial clock input PD_SCK should be low. When DOUT goes to low, it indicates data is ready for retrieval. By applying 25~27 positive clock pulses at the PD_SCK pin, data is shifted out from the DOUT output pin. Each PD_SCK pulse shifts out one bit, starting with the MSB bit first, until all 24 bits are shifted out. The 25th pulse at PD_SCK input will pull DOUT pin back to high (Fig.2).

Input and gain selection is controlled by the number of the input PD_SCK pulses (Table 3). PD_SCK clock pulses should not be less than 25 or more than 27 within one conversion period, to avoid causing serial communication error.

PD_SCK Pulses	Input channel	Gain
25	A	128
26	В	32
27	A	64

Table 3 Input Channel and Gain Selection






Fig.2 Data output, input and gain selection timing and control

Symbol	Note	MIN	TYP	MAX	Unit
T_1	DOUT falling edge to PD_SCK rising edge	0.1			μs
T_2	PD_SCK rising edge to DOUT data ready			0.1	μs
T_3	PD_SCK high time	0.2	1	50	μs
T ₄	PD_SCK low time	0.2	1		μs

Reset and Power-Down

When chip is powered up, on-chip power on rest circuitry will reset the chip.

Pin PD_SCK input is used to power down the HX711. When PD_SCK Input is low, chip is in normal working mode.




Fig.3 Power down control

When PD_SCK pin changes from low to high and stays at high for longer than $60\mu s$, HX711 enters power down mode (Fig.3). When internal regulator is used for HX711 and the external transducer, both HX711 and the transducer will be

powered down. When PD_SCK returns to low, chip will reset and enter normal operation mode.

After a reset or power-down event, input selection is default to Channel A with a gain of 128.

Application Example

Fig.1 is a typical weigh scale application using HX711. It uses on-chip oscillator (XI=0), 10Hz output data rate (RATE=0). A Single power supply $(2.7\sim5.5\mathrm{V})$ comes directly from MCU power supply. Channel B can be used for battery level detection. The related circuitry is not shown on Fig. 1.



Reference PCB Board (Single Layer)




Fig.4 Reference PCB board schematic




Fig.5 Reference PCB board layout



Reference Driver (Assembly)

```
LCALL ReaAD
Call from ASM:
Call from C:
               extern unsigned long ReadAD(void);
                  unsigned long data;
                  data=ReadAD();
PUBLIC
             ReadAD
HX711ROM
             segment code
             HX711ROM
rseg
sbit
              ADDO = P1.5;
              ADSK = P0.0;
sbit
OUT: R4, R5, R6, R7 R7=>LSB
ReadAD:
                             //AD Enable (PD_SCK set low)
   CLR
          ADSK
    SETB ADDO
                             //Enable 51CPU I/0
    JΒ
           ADDO, $
                             //AD conversion completed?
   MOV
          R4, #24
ShiftOut:
   SETB
          ADSK
                             //PD_SCK set high (positive pulse)
   NOP
   CLR
          ADSK
                             //PD\_SCK set low
          C, ADDO
                             //read on bit
    MOV
    XCH
          A, R7
                             //move data
    RLC
          A
   XCH
          A, R7
    XCH
          A, R6
    RLC
          Α
    XCH
          A, R6
    XCH
          A, R5
    RLC
    XCH
          A, R5
           R4, ShiftOut
                         //moved 24BIT?
    DJNZ
    SETB
          ADSK
    NOP
    CLR
           ADSK
    RET
    END
```




Reference Driver (C)

```
ADDO = P1^5;
sbit
sbit ADSK = P0^0;
unsigned long ReadCount(void) {
 unsigned long Count;
 unsigned char i;
 ADDO=1;
 ADSK=0;
 Count=0;
 while (ADDO);
  for (i=0;i<24;i++) {
   ADSK=1;
   Count=Count<<1;</pre>
   ADSK=0;
   if(ADDO) Count++;
 ADSK=1;
 Count=Count^0x800000;
 ADSK=0;
 return(Count);
```



Package Dimensions



SOP-16L Package