

LDO Regulator



Project Name: Digital High Frequency Chip – Linear Low Dropout Voltage Regulator Project Number: 3097

Students:

Name: Arsen Arutyunov

Name: Or Fahima

Project Instructor:

Name: Tal Elazar

Project carried out at: University

Instructor's Signature: <u>Tal Elazar</u>



Abstract and Introduction



- The project's objective is to design an LDO for a DPLL.
- DPLLs require a highly stable voltage input for proper operation.
- Variations in supply voltage, temperature, and load current can degrade performance.
- The LDO is necessary to maintain a constant output voltage despite these variations.
- A well-designed bandgap reference circuit and a high-gain stable OTA are essential for the LDO's design.



Updated Project Requirements



Implementation Method:

Schematic design, layout design, and testing of the LDO performed exclusively in Cadence Virtuoso.

Project Requirements:

- Bandgap Reference voltage 0.713V.
- LDO output voltage 0.9V.
- Load current range 0 50mA.
- Resistive feedback network current drawn $< 50 \mu A$.
- Output voltage temperature coefficient $\le 1\%$ across temperature range -40 125°C (60 $\frac{ppm}{°C}$).
- Line regulation $\leq 0.01 \frac{V}{V}$.
- Load regulation $\leq 0.1 \frac{mV}{mA}$.



Project Deliverables



Project Deliverables:

- Bandgap reference circuit schematic design, layout design, OP simulation, line regulation simulation, temperature coefficient simulation (pre- and post-layout).
- OTA schematic design, layout design, OP simulation, loop stability simulation (Gain & GBW & PM), transient response simulation (pre- and post-layout).
- LDO schematic design, layout design, OP simulation, loop stability simulation, line regulation and load regulation simulations, temperature coefficient simulation (pre- and post layout).


05/03/25




LDO – Block Diagram



DPLL 2024/25





LDO:

- Maintains a stable and constant output voltage despite supply voltage and load current fluctuations.
- The negative feedback loop consisting of the EA, pass transistor and resistor network regulates the output voltage.
- Designed in Virtuoso from scratch.


$$\begin{aligned} V_{fb} &> V_{ref} \rightarrow V_{gate} \uparrow \rightarrow V_{sg} \downarrow \rightarrow I_{SD} \downarrow \rightarrow V_{fb} \downarrow \\ V_{fb} &< V_{ref} \rightarrow V_{gate} \downarrow \rightarrow V_{sg} \uparrow \rightarrow I_{SD} \uparrow \rightarrow V_{fb} \uparrow \end{aligned}$$




LDO – Block Diagram



DPLL 2024/25





BGR:

- Generates a stable reference voltage that remains constant despite temperature and supply voltage variations.
- Designed in Virtuoso from scratch.


- In BGR balances the voltages in two branches to stabilize the reference voltage, compensating for temperature variations.
- In LDO controls transistor's current based on sampled output voltage to maintain regulation.
- Designed in Virtuoso from scratch.



Project's Products Achieved So Far - OTA Vout – AC Sweep (VCM=0.713V)



DPLL 2024/25



Specification	Goal	Achieved
DC Gain (dB)	>60 (70 if possible)	69.43
GBW (MHz)	5-10	8.9
PM (°)	>60	70
Power (μW)	Minimize	120




Project's Products Achieved So Far - BGR



 V_{ref} across temperatures

 V_{ref} across supply variation



Specification	Goal	Achieved
Line Regulation [dB]	>40	64
Temperature Coefficient ($\frac{ppm}{\circ c}$)	<60	10
Power (μW)	Minimize	60

05/03/25





Project's Products Achieved So Far - LDO



 V_{out} across temperatures

Line Regulation – Vout vs. Vin





Specification	Goal	Achieved
Line Regulation [V/V]	<0.01	0.001
Temperature Coefficient ($\frac{ppm}{{}^{\circ}C}$)	<60	13.4
$\frac{\Delta V_{out}}{\Delta I_{Load}} = \text{Load Regulation } (\frac{mV}{mA})$	0.1	0.036



Updated Schedule



DPLL 2024/25

Milestone	Planned Delivery Date	Actual Delivery Date	Notes	
Literature review and background study	Early November 2024	Early November 2024		
Submitting project workplan	24/11/24	24/11/24		
Summary of a digital PLL and the LDO, BGR circuits	Late November 2024	Mid December 2024	Presented during a project meeting	
Schematic design of the bandgap reference circuit	Early December 2024	Initial - Early December 2024 Final – Mid January 2025	Initial – With ideal op- amp Final – With our OTA + topology refinement	
Schematic design of the OTA	Late January 2025	Early January 2025		
Initial Schematic design of the LDO circuit	March 2025	Initial – Late January 2025	Moved up to check suitability of OTA + BGR for LDO before starting layouts	
Layout design of the OTA	Late February 2025	Expected: Mid- March	Performed in parallel.	
Layout design of the bandgap reference circuit	Early January 2025	Expected: Mid- March	Work in progress.	
Progress Presentation Submission	Early March 2025	05/03/25		

Milestone	Planned Date	Actual Date	Notes
Final Schematic design of the LDO circuit	Late-March 2025		Refining design post layout of OTA + BGR
Layout design of the LDO circuit	Mid-April 2025		
Final testing (post layout) and validation	Late April 2025 (flexible)		Testing with completed blocks of DPLL by other pairs
Poster Submission and finishing the design	Late May 2025		
Writing project book and final presentation preparation	June 2025		
Tape out	July 2025		
Final deliverables submission	July-August 2025		

05/03/25