Schematics	Revision	Date	Release Information
CDT OCD MAIN IOT NIDIOT CTM MD457	1.0	OCT 2018	first version release
SRT-96B-MAIN-IOT-NBIOT-STM-MP157	1.1	SEP 2019	second version release
	1.2	OCT 2019	Changing Stackup


	`
$\cap$	1
0	$\perp$

- 02 Block Diagram
- 03 DXF
- 04 Stuck Up
- 96Board Expantion Connector
- 06 STM-MP157-MPU-I/O
- 07 STM-MP157-MPU-POWER
- 08 PMIC
- 09 DDR3
- 10 NAND-FLASH
- 11 SD-CARD
- 12 USB-PORTS
- 13 Peripherals (LEDS, JTAG)
- 14 MODEM 1
- 15 **MODEM 2**
- 16 MISC

#### Silk:


Stinger96 SRT-PCB-01001 REV 1.2

Shiratech	Rev	vision Histo	ry						
Solutions	SF	RT-96B-M	IAIN-IO	T-NBIOT-STI	M-MP15	7			
Drawn By Moshe Arad	Size A3								Rev 1.1
Tuesday, November 05, 2019	Scale			1	Sheet	1	of	16	



## SRT-96B-MAIN-IOT-NBIOT-STM-MP157

03



Buttom

LT1764AEQ


ANTENNA


Shiratech	DX	DXF								
Solutions	SF	RT-96B-M	IAIN-IC	T-NBIOT-S	STM-MP15	57				
Drawn By Moshe Arad	Size CAGE Code DWG NO A3 <cage code=""> A</cage>						Rev 1.1			
Tuesday, September 24, 2019	Scale				Sheet	3	of	16		

0	4
_	

layer	name	cu thickness (mil)	dielectric thickness (mil)	line width base (mil	1)	differential space (mil)	er	Zo (ohms)	Zdiff (ohms)
foils- Date:06/01/13 Customer: valens Bo	ardname:10 la	yers			6	8	3.8	50.68710153	89.37827105
1 (coated microstrip)	pln	2			5	10	3.8	54.75657557	99.64842697
pp glass epoxy (tg 180)				4					
2 (ref. plane)	pln								
core glass epoxy (tg 180)				5	4.5	5			90.47649966
3 (offset stripline)	sig			1	4	7	-	52.99137943	100.0845077
pp glass epoxy (tg 180)				<u>5</u>	3.5	4.5			98.4
4 (ref. plane)	pln								
core glass epoxy (tg 180)				4	5.5			50.90751816	
5 (offset stripline)	sig	0.7		1	4	5.5	12000	58.67816363	100.0605955
pp glass epoxy (tg 180)			1	<u>4</u>	3.5	4.5			100.88
6 (offset stripline)	sig	0.3			5.5		-	50.90751816	التوسط للما إرطابهم لروال اليسير المرام الما إلها المانية
core glass epoxy (tg 180)	7.000			4 4	4	5.5		58.67816363	100.0605955
7 (ref. plane)	pln				3.5	4.5			100.88
pp glass epoxy (tg 180)				5					
8 (offset stripline)	sig				4.5	5	-		90.47649966
core glass epoxy (tg 180)		_الــالــ		5	4	7	3.8	52.99137943	100.0845077
9 (ref. plane)	pln				3.5	4.5			98.4
pp glass epoxy (tg 180)				4		-72			
10 (coated microstrip)	sig	2			6	8	1		89.37827105
-		22712		_	5	10	3.8	54.75657557	99.64842697
		0.34004	-   -   -   -   -   -   -   -   -   -	VI-1					
total thickness (including plating and solder n	nask) +/- 10%		1.6100	4					
impedance on the manufactured boards will b	e within +/- 10	% of the values calcula	ated above						
			-						
	VIA SIZE								
	VIVYOIZE	F-I							
LAYER	PAD		HOLE						
1-12	16			3					
1-2, 11-12	10		1	4					
2-3, 10-11	10			1					
3-10	16			3					
××	10			1					


Shiratech	Stu	Stuck Up							
Solutions	SR	RT-96B-M	IAIN-IC	T-NBIOT-	STM-MP157				
Drawn By Moshe Arad	Size A3	CAGE Code <cage code<="" th=""><th>le&gt;</th><th>DWG NO A</th><th></th><th></th><th></th><th>Rev 1.1</th></cage>	le>	DWG NO A				Rev 1.1	
Tuesday, September 24, 2019	Scale				Sheet	4	of	16	










MATING - tmmh-120-05-f-dv-m-tr








Shiratech	9	6Board Expanti	on Connecto							
Solutions	SI	SRT-96B-MAIN-IOT-NBIOT-STM-MP157								
	Size	CAGE Code	DWG NO			Rev				
Drawn By Mosha Arad	A3	A3 <cage code=""> A</cage>								
Tuesday, September 24, 2019	Scale			Sheet 5	of	16				












Shiratech	NA	NAND FLASH								
Solutions	SF	RT-96B-M	AIN-IC	T-NBIOT-	STM-MP157	7				
Drawn By Moshe Arad	Size A3						Rev 1.1			
Tuesday, September 24, 2019	Scale	Scale Sheet 10 o						16		







Table 2. Boot modes


BOOT2	BOOT1	BOOT0	Initial boot mode	Comments
0	0	0	UART and USB <sup>(1)</sup>	Wait incoming connection on:  - USART2/3/6 and UART4/5/7/8 on default pins  - USB high-speed device <sup>(2)</sup>
0	0	1	Serial NOR Flash <sup>(3)</sup>	Serial NOR Flash on QUADSPI <sup>(4)</sup>
0	1	0	e•MMC <sup>(3)</sup>	e•MMC on SDMMC2 (default) <sup>(4)(5)</sup>
0	1	1	NAND Flash <sup>(3)</sup>	SLC NAND Flash on FMC
1	0	0	Reserved (NoBoot)	Used to get debug access without boot from Flash memory
1	0	1	SD card <sup>(3)</sup>	SD card on SDMMC1 (default) <sup>(4)(5)</sup>
1	1	0	UART and USB <sup>(1)(3)</sup>	Wait incoming connection on:  - USART2/3/6 and UART4/5/7/8 on default pins  - USB high-speed device on OTG_HS_DP/DM pins <sup>(2)</sup>
1	1	1	Serial NAND Flash <sup>(3)</sup>	Serial NAND Flash on QUADSPI <sup>(4)</sup>


- 1. can be disabled by OTP settings.
- 2. USB requires 24 MHz HSE clock/crystal if OTP is not programmed for different frequency.
- 3. Boot source can be changed by OTP settings (e.g. initial boot on SD card, then e\*MMC with OTP settings).
- 4. Default pins can be altered by OTP.
- 5. Alternatively, another SDMMC1 or SDMMC2 interface than this default can be selected by OTP.

#### ST-LINK



### **JTAG**








Tuesday, September 24, 2019


of 16


13











Vout = 1.25(1+R2/R1)

Shiratech	М	DDEM - 2						
Solutions	SI	RT-96B-M	IAIN-IC	OT-NBIOT-	STM-MP1	57		
Drawn By Moshe arad	Size A3	CAGE Code <cage code<="" th=""><th>le&gt;</th><th>DWG NO A</th><th></th><th></th><th></th><th>Rev 1.1</th></cage>	le>	DWG NO A				Rev 1.1
Tuesday, September 24, 2019	Scale	•		•	Sheet	15	of	16

# LEFT FOR MISC AND FUTURE REMARKS

16

Shiratech	MISC								
Solutions	SRT-96B-MAIN-IOT-NBIOT-STM-MP157								
Drawn By Moshe Arad	Size A3	CAGE Code <cage code=""></cage>		DWG NO A					Rev 1.1
Tuesday, September 24, 2019	Scale			<u> </u>	Sheet	16	of	16	!