1. Microprocessor

Microcontroller

\* It is on IC which has

only CPU inside them

It doesn't have RAM, ROM and other peripheral

\* A system designer has to

add them externally ¥ It finds application where

tasks are unspecific \* Relationship blu input and

output is not defined

\* Expensive than microcontroller \* Cheaper than :UP

2. ARM uses a modified RISC design philosophy that also that also targets good code destiny and low power

consumption. An embedded system consists of a processor core surrounded by coches, memory and peripherals. The system is controlled by Os that manages application

\* It has CPV-in addition to it RAM, ROM and other feriphoods

\* No need to add externally

\* These are designed to perform
specific tasks \* Here it is defined

tasks. This improves performance by reducing the complexity of instructions, to speed up instruction processing by using a pipeline, to provide a large register set to store data near the core, and

to use a lood store architecture. Embedded system includes ARM processors that are found embedded in chips. Programmers peripherals through memory mapped registers.

It has a controller which is used to configure digher level functions such as memory and interrults. It also includes software components. Initialization code configures the hardware to a known state. Once configured, Os can be loaded and executed. Device drivers provide a standard interface to peripherals. RISC philosophy concentrates on reducing the complexity of instructions performed by the hordware because it lis easier to provide greater flexibility and intelligence in software rather than hordware. It is implemented with four major design rules: i) Instructions: RISC - processors have a reduced number of instruction classes. These classes provide simple uperations that can each execute in a single cycle. The instruction has a fixed length to allow the pipeline to fetch future instruction before decoding current instruction ii) Pipelines: The processing of instructions is broken down into smaller units that can be executed in barallel by pipelines parallel by pipelines for all data processing operations iv) Load store architecture: Load and store instruction transfer data between the register bank and external memory. This when loaded and stored separately has an odvantage as it can provide multiple tasks.

4th answer is nearly equivalent to 2nd answer.

as ARM embedded system use ARM design philosophy The features the ARM processor includes are:
i) Load solve architecture: The ARM processor loads and stores the data input separately between the register bank and the memory as it can provide multiple tasks while loading and storing ii) An orthogonal instruction set: All instruction types can use all addressing modes. The instruction type and the addressing made vary independently It does not impose a limitation that requires a certain instruction to use a specific register so there is little overlassing of instruction functionality

(iii) Single cycle execution: CPU executes each instruction in one cycle. iv) Enhanced power saving: The ARM having 64 and 32 bit execution states can change the modes in order to power saving while executing the codes. or an oddress and are identified with letter & prefixed to register number. Registers ro to 1/5 are dota registers visible to programmer and 2 processor status registers CPSR, SPSR. The three registers +13, +14, +15 are assigned a porticular task. They are special purpose registers -v13 - used as stack pointer to store start of stack VIH- used as link register to store return address whenever it calls a subroutine Y15 - used as program counter to store address of next instruction. ro to 13 are orthogonal

These are the ARM register sets state [T, 5th bit and T=1 Thumb state T=0 ARM state) and interrult masks bits [], F, 7,6 bits for marking [RA, FIA]

The flag field contains 5 condition flags and one

The field, status and extension field are not used C (Carry): To indicate generalism of carry V (Overflow): To indicate overflow

Q (Saturation): To indicate saturation in result.

Flogs (8)						Status (8) Extension (8) Control(8)					
N	2	C	V	Q.	J			ĵ	F	T 5	Processor mode
31.	30	29	28	27	24	/6	15	1	0		

The processor connot execute ARIY instructions. The Thumb instruction set is a subset of the ARM instruction set, reencoded to 16 bits. The programming model has 7 modes that is ARM processor will be in these modes. i) Supervisor mode: When the user switches on it will be in sufervisor mode

in user mode: White programming the user must code

in user mode 111) System call mode: iv) FIQ: Fast Interrupt. mode vi) IRA mode: It has normal interruft IRA moder
and sufficient interruft IRA moder
vi) Undefined mode: The mode will be undefined
it can either be supervisor mode or user mode vii) Abort mode: Halting of the debugging. (9.10) Same question It enhances the processor speed

1st Instruction execution those

2nd Instruction decoding phose

3rd Instruction Fetch phase. The execution phase fetches the data and decodes
the data and executes the code or the program
The decoding phase is used to decode the fetched
data. The fitch phase fetches the data from the user When the first instruction is fetched and decoded during the decoding period of 1st instruction the 2nd instruction is fetched. When 2nd instruction enters decode phase 3rd instruction is fetched at the same time

11th question same as 6th questions Registers under various modes are the register sets under ARM [C Source] [C Libraries] /ASM Source 1. aof 7 System model ARM sd -> C compiler froduces arm object format, assembly source output, thumb code -> Assembler can be linked with compiler output

-> Linker resulves symbolic references between object files.

-> ARMsol - ARM. symbolic debugger, used in debugging embedded cores -> ARMulator - It models the behaviour of ARM processor core in software on a host system -> Development board has an ARM core, Memory components. Programmable devices.

13. Among all the 37 registers in register file 20 ore hidden from a program at different times and those 20 registers are called banked rigistas. These registers are available only when the pracessor is in particular made: The processor modes except user made can be changed by writing mode bits of the CPSR register, have a set of banked registers that are subset of main 16 register. This register majs one-to-one onto a user mode register when you change processor made. The user mode registers are not affected by the instruction referencing these registers SPSR-fig Banked registers are identified by an underline character post fixed to made mnemonic External interrults Interrupt, ROM 4K) RAM 128 Bytes 4 110 ports)


The Instruction set is a fact of computer that pertains to programming, which is basically machine language. It provides commands to the processor, to tell it what it needs to do. It consists of addressing modes, instructions, native data types, registers, memory architecture, interrupt and exception handling, and external 110 It can be built into the hordware of the processor, or it can be emulated in software, using an interpreter.

examples:

ADD - to add two numbers together COMPARE - compare numbers

2N - Input information LOAD - Load information from RAM to OUT - Dutput STORE - Store information to RAM

18.



It has temperature sensor to tell the exact temperature Fire sensor to sense the heat if it exceeds the required temperature

GPS to track focation. etc.

Imbedded system hardware LATHROM ARM Memory controller DLAM Trocessor Internal bus (AHB external bridge) Interrupt controller AHB arbitor} AHB-APA bridge Ethernel (Ethernet) physical driver Real time Conteil times (ALM) (Controllers) Peritherals) Bus ARM processor controls the embedded device. An ARM processor comprises a core plus the retensions interface with a bus. Bus Technology High Infermone High bordwidth on chip RAM ARM processor UART High bandwidth AHB or ASB External memory DMA BUS to communicate between different faits of Bus is used the Device AMBA stands for Advanced Microcontroller BUS Architecture. AMBA APB AMBA AHB and ASB Low Jours High performance Simple interface Pipelined ofnation Suitable for many prifherals Multiple Bus masters