M. Vaidehie Assl. Prof ISE-Dept

ARM Processor _ FEATURES. LPC 2148 - 64 PIN IC. The ARM is a 32 bil- processor (1) It has a 32 bil-ALV (2) 32 bit Data bus (3) 32 bil- addren bus It can transfer 32 bit data in one cycle (4) The Address is a multiple of of 4 15 byle 2 byle Sbyle Abyle 10 100 delimal

Earth mishulion is 32 bit in size, le

The data is stored in aligned form So that the operation can be performed in one Cycle.

5) It is 32 bit instruction.

* All mis trulions of same sige

* Every instruction is felichaed in one cycle.

(6) All instructions are stored in aligned form.

7) It has 32 bit address bus. So it can

addren 2 - memory location ie: 4GB.

(8) It for designed based on the Von

Neumann Archilecture) here instruction and

progragram are stored in the same memory

Harvard architecture

64 KB for program Based on their

64 KB for Data the for 8051 - 8 bit mices conholler is designed mices conholler is designed

8051 ARM

(1) 32 bil- conhotter (1)8 bil- conholler.

(2) Harvard archi lective. (2) Von Neumann

Archi le clure

(3) Data formal. (3) Data formal Qhilb -> Word (bils) 8- byle

Note: word refers to the size of data handling capability of the processor (in 8086 word-is 16 bits)

(9) It has 3 stage piplenie - thus makes the processor to operate at a higher speed

Example: 1st instruction is fetched and decoded,

During the decoding period of 1st instruction

the

and instruction is fetched

Now when the 1st instruction

enters the execution phase then the

and instruction enters the decode phase

and at the same time the

and at the same time the

1st Instruction and grahading see grahaming see phase phase

(10). It follows the load store model.

Here no data manipulation is done in memory
all data manipulation is carried only regis using
registers.

F

ke in 8086 you have

ADD AX, [1245H]

memory


one of the operand is memory in ARM their is not possible all operands use only the reguler.

Example add YI, # 08

mov Y2, YI

pala framfr.

But only the Lac Load Strore in struction are allowed to accen the memory



No data the manipulation is done durely, in the meniony.

- 1. The ARM processor will be in either of the I mode.
 - (1) Supervisor mode & when an user switcheson
- (2) User mode while programing el.
- (3) System Call mode
- (4) (FIR mode -) fast interrupt mode
- 152- IRO mode, Normal Interrupt IRO mode.
- (\$) (6) Undefined mode > Software in lerruph.
- (7) Abost mode.
- (12) ARM (Advanced Rise Machine)

has Seven Addressis modes.

- (1) Immediate ex: add 11, #04;
- (2) Régister Ex: mor r1, r2;
- (3) Direct
- (4) Register Indusit
- (5) Register relative
- (6) Base Index
- (7) Base with scale Index

Features of ARM Processor Architecture:

1. It has 37 regisler All of 32 bit in the regisler

20 - are hidden banked and are usedin privileged mode.

17 -> are used in user | Syplem mode le ro- ris, CPSR [Current-Program Status Register]

(2) There are I procenor mode (se six privileged, abort, fast interrupt, request, interrupt request, Supervisor, System and undefined, one non privileged mode user.

(3) 9t has load store architechlure.

(4). 3 operands instructions

Two Source operand registers and one result régister.

(5) Condi tional execution of enistration

(6) A very powerful load and store mulliple régister instruction.

- 7. It can perform any ALV operation or a shift operation in a single clock cycle.
 - 8. Open instruction set extension through the Co-procenor instruction set including adding new reguleis and data lyres to programmers model.
- 9. A very dense 16 bil- comprened representation I the instruction Set in the thumb.
 - 10. It supports a tool tit is kit, which includes untrulions set emulator for hardware modelling and software testing and bench marking as an assembles.
 - 11. There are Six version of ARM (VI to V6) V4 includes Thumb instaulions.
 - 12. Enhanced multiply instruction lè 16x16. il-has a (MAC) faster multiply Acum Water.

Register of ARM Processor: (Programmess Model)

- (1) register set ro-ris
- (2) CPSR [Current Program Status Register CCPSR)
 - (3) SPSR [Saved Program Stellies Register]
- -> It has 32 bit- capainly register, it holds dalà or an addren

The registers are identified using the letter 'r' prefixed to the register number like 10,71, 72. . 715 These registers ro, ri, ... ris can be used in

User mode operations.

- 70 to 715 are visible to programmers there are data registers
- CPSR and SPSR are also visible. -
- assigned a particular 713, 714, 715 are ->

13 → SP (stack pointer) (ly) 714 -> It (Interrupt register (link register) NIE - Dr. (Donaman Counter)

Stark stack of stack pointer (rissp) to store

Stark stack of stack in the current processor

mode and also can be used as a

general purpose register except when

general purpose register except when

processor is running to operating system mode.

TH': Used as a link register

(714 lr) - it stores the


return address when ever it calls a

return address when ever it calls a

Subroutine and can also be used as a

general purpose register.

YIS: Used as a poro gramam counter (Y15PG) to store address of next instructions to be fetched by the processor and it is also used as a general purpose regular



ARM Regiolée Sel