



```
h] C:/Modeltech_pe_edu_10.4a/examples/Untitled-1.v - Default * =
 Ln#
  1 module fulladder
2 (
3 input x,
4 input y,
   5
          input cin,
   6
          output A,
   7
          output cout
        assign{cout, A}=cin+y+x;
endmodule
```






<No Context>






<No Context>

Ln: 4 Col: 12 **





```
h] C:/Modeltech_pe_edu_10.4a/examples/Untitled-1.v - Default * ==
Ln#
      module srff(q,ql,r,s,clk);
        output q,ql;
input r,s,clk;
        reg q,ql;
inital
      d begin
        q=1'b0;
        g1=1'b1;
       end
 10
      always@(posedge clk)
 11 | begin
 12 = case({s,r})
 13
        {1'b0,1'b0}:begin q=q;ql=ql;end
        (1'b0,1'b1):begin q=1'b0;ql=1'b1;end
 14
        (1'b1,1'b0):begin q=1'b1;q1=1'b0;end
 15
 16
        (1'b1,1'b1):begin q=1'bx;ql=1'bx;end
 17
        endcase
 18
       - end
 19
```




```
h] C:/modeltech_6.4/examples/TFF.v
 Ln#
 1
       module TFF(
 2
         input t, clk,
 3
         output reg q,q1
 4 5
         );
         initial
 6
         begin
 7
           q=1'b1;
 8 9
           g1=1'b0;
         end
10
        always@(posedge clk)
11
        begin
12
          if (clk)
13
            begin
             if (t==1'b0) begin q=q;q1=q1; end
14
15
              else begin q=~q;q1=~q1; end
16
            end
17
        end
18
       endmodule
```









```
h] C:/modeltech_6.4/examples/shiftreg.v
 Ln#
 1
       module shiftreg(
         input [3:0]R,
 2
         input L, w, clk,
 3
         output reg [3:0]Q
 5
         );
 6
         always@(posedge clk)
         if(L)
 8
           Q<=R;
 9
         else
10
           begin
11
              Q[0]<=Q[1];
12
              Q[1]<=Q[2];
13
              Q[2] <= Q[3];
14
              Q[3]<=w;
15
           end
16
        endmodule
17
h] shiftreg.v
           wave
```



```
h C:/modeltech_6.4/examples/ringcounter.v
 Ln#
 1
       module ringcounter (
 2
         input clk, reset,
 3
         output [3:0]q
 4
         );
 5
         reg [3:0]a;
 6
         always@(posedge clk)
 7 8
         if (reset)
            a=4'b0001;
 9
         else
10
         begin
11
            a <= a << 1; //blocked assignment
12
            a[0]<=a[3];
13
         end
14
         assign q=a;
15
       endmodule
16
17
          h] ringcounter.v
 wave
```







```
Ln#
      module up_counter[input clk, reset, output[3:0] count);
1
      reg[3:0] up;
 2
       always@(posedge clk or posedge reset)
 3
 4
    □ begin
 5
       if (resrt)
 6
      up<=4'd0;
 7
      else
      up<=up+4'd1;
8
     end
9
10
      assign count=up;
      endmodule
11
12
```

