

## INTRODUCTION.

- 1) microprocessor: ex: computers
- 2) Micro computer: Used for general purpose
- 3) micro controller: ex: washing machine

### Unit-I INTRODUCTION To ARCHITECTURE OF MICROPROCESSOR

Definition: A ~~up~~ is a semiconductor device consisting of electronic logic circuits, manufactured either by a) LSI (Large scale Integration)  
b) VLSI (Very large " ")  
accepts data from input devices, process data according to instructions stored in memory and gives the results to the external world.

⇒ The up is a multipurpose programmable clock driven, register based electronic device that accepts binary instructions from memory, reads binary data as i/p and process data according to these instructions and provides result as o/p.

### Historical Background of up:

Mechanical Age (Abacus to Punched cards)

Electrical Age (1970-Programmable Punched cards

1946 - ENIAC [Electronic numerical Integrator and calculator]

1946 - EDVAC [Electronic discrete Variable Automatic computer]

1949 - EDSAC [Electron delay storage automatic calculator]


## \* Age / Electronic Age

- INTEL - 4004 (1971)
  - 4-bit up (Nibble)
- INTEL - 8080, 8085
  - 8-bit up, 8-bit data lines, 16-bit address line
  - $2^{16}$  - 64 Kb. Addressable memory space.
  - CISC [complex Instruction Set Computer]
- Z-80, Zilog - Z8
- Motorola, MC-6800

## \* Modern microprocessor Age (1978)

- INTEL - 8086
  - 16-bit up, 16-bit data length, 20-bit address line
  - $2^{20}$  → 1 mb. Address of memory space.
- MC - 68000 Motorola
- MC - 68000C (advanced)
- INTEL - 80286 (P2) (1983)
  - w.r.t. (→ 16-bit datalines, 16-bit processor, 16 Mb address memory space.)
  - INTEL - 80287 - co-processor.
- INTEL - P3 - 80386. (1986)
  - 32-bit processor, 32-bit datalines, 32-bit address line
  - 4-GB addressable memory space -  $2^{32}$
  - 80387 → co-processor.
  - Supports graphical user interface (GUI)
- INTEL - 80486 up (1989) (P4)
  - 32-bit up,
  - 32-datalines,


→ 8 KB Cache memory (4 GB + 8 KB Cache-memory)



→ It uses 80487 co-processor.

→ 80486 DX processor.

→ L1 - 16 KB cache memory.



#### • Pentium MP (1993)

→ 80586 MP.


\* It has dual processors.

\* Executes 2-instructions per clock.

\* 64-bit MP, 64-data lines, 4-GB addressable memory space.

\* 16 KB - L1 cache.

\* High frequency upto 100 MHz (mega) (double clock).



#### • Pentium Pro Processor (P6)


→ Has three processors, improves parallel computing (3 instructions per cycle).

→ 64-bit data lines

→ 64-GB addressable memory space.

→ 16-KB L1 cache.


→ 8 KB Cache memory (4 GB + 8 KB Cache - memory)



→ It uses 80487 co-processor.

→ 80486 DX processor.

→ L1 - 16 KB cache memory.



#### • Pentium up (1993)

→ 80586 up.


\* It has dual processors

\* Executes 2-instructions per clock.

\* 64-bit up, 64-data lines, 4-GB memory addressable memory space.

\* 16 KB L1 cache.

\* High frequency upto 100 MHz (mega) (double clock).



#### • Pentium Pro Processor (P6)

→ Has three processors, improves parallel computing (3 instructions per cycle).

→ 64-bit data lines

→ 64-GB addressable memory space.

→ 16-KB L1 cache.

→ High frequency upto 150MHz

FFFFh }  
0000h } 64A  
2<sup>16</sup>  
16 Address line

CPU 1	CPU 2	CPU 3	Co-processor
			587
16 Kb L1-cache			
256 Kb L2-cache			

[Address is unidirectional]

Dynamic cache  
Static cache  
RO  
EEP  
SDR  
DDI

- Pentium-II - (1997)

- Pentium-Xeon.

- 64-bit datalines, 3 CPU's, 64 GB addressable space

- 32-KB L1-cache, 256 KB = L2-cache

- 350 MHz

- Xeon series are used in servers.

- ⇒

The  
The add  
be use

- Pentium-III, Pentium-IV & Core-2, microprocessor.

- 3 CPUs, 64 bit-datalines, 32 KB L1 cache.

- 256 KB or 512 KB L2-cache.

- Execution of multiple instructions (multitasking).

- Future up to Itanium series up

- i-series.

- Intel + HP

MWTC  
MRDC  
IOWL  
IORT


- \* Microprocessor based control P.C system:

The heart of microprocessor based comp system is the up referred to as the CPU, which is the controlling element in a computer system.


It controls memory and I/O through a set of connections called buses.

The block diagram of a up based PC system can be written as.

PC bus  
1) Data  
2) Address  
3) Control



The block diagram of computer system showing the address, data and control bus structure can be written as



**MWTC** - memory write control

**MRDC** - memory read control

**IOWL** - I/O write line

**IORL** - I/O read line

The microprocessor performs three main tasks for PC based system.

- 1) Data Transfer operations
- 2) Arithmetic and logical operations
- 3) programme flow via simple decisions

Address bus : The address bus requires a memory location from memory or an I/O location from the I/O devices. If I/O is addressed the address bus contains a 16-bit I/O address from  $0000h$  to  $FFFFh$  (8086). If memory is addressed the address bus contains a memory address which varies in width with different versions of microprocessors (Ex: 8086 CPU), 20 address lines,  $2^{20} \rightarrow$  1 MB addressable memory space)  $00000h$  to  $FFFFFh$

Data bus : It transfers information between the CPU & either memory or I/O. Data transfer vary in size from 8-bits to 128 bits wide.  
Ex: INTEL 8085 - 8-bit CPU  
8086 - 16-bit CPU  
Pentium - 64-bit CPU

Control bus : The control bus contains lines that select the memory or I/O and cause them to perform a read or write operation. Basically there are 4 control bus connections which are in active low are MWTC, i) MWTC - memory write control ii) MRDC - memory Read Control iii) IOWC - I/O Write Control iv) IORC - I/O Read Control.

#### \* Operation of CPU

- The CPU reads the contents of a memory location by sending the memory an address through the address bus.
- It sends the memory control signal (MRDC) to cause the memory to send data
- The data read from the memory are passed to the CPU through data bus.

→ If a memory write, I/O write or I/O read occurs, the same sequence repeats [step 1, 2, 3] repeats except that different control signals are issued and the data flows out of the MP through its data bus for a write operation.

### The Memory and I/O System


The memory structure of all INTEL based PCs is similar and divided into 3 main parts

1. Transient Program Area (TPA)
2. System Area (SA)
3. Extended Memory System (XMS)

[ PC-XT - TPA & SA → present ]


NO XMS.

[ PC-AT - TPA, SA & XMS present ]



TPA :- It holds the disc operating system (dos) and other programs that controls the computer system.

The TPA is a dos concept and not really applicable in windows. The TPA also stores any currently active or inactive dos application programs. The length of TPA is 640 Kb. The memory map of TPA can be written as in a PC based system.



- i) The interrupt vectors access various features of dos, BIOS and applications. Interrupt vectors holds the starting address of Interrupt service routines.
- ii) The system bias is a collection of programs stored in ROM that operates many I/O devices connected to computer system.
- iii) DOS communication area contains transient data used by programs to access I/O devices.
- iv) The I/O system contains programs that allow DOS to use keyboard, video display, printer and other I/O devices found in the PC system.
- v) The command.com [command processor] controls the operation of the computer from the keyboard when operated in DOS mode. It processes the DOS command. If the command.com program is erased the PC cannot be used from the keyboard in DOS mode.

never delete )  
command.com      } to make  
IO.sys            room for  
MSDOS.sys        other  
                    SW,  
you computer will  
never work.

## R I PROGRAMMING MODEL

The architecture of a CPU describes the internal configuration and operating functions of the individual components (registers) of CPU.

The programming model of 8086 through core-i2 is considered to be program visible, because its registers are used during application programming and are specified by the instructions. Other registers are to be considered program invisible, because they are not addressable directly during application programming, but may be used indirectly during system programming.

Only 80286 and above contain the program invisible registers used to control and operate protected memory (more than 1 Mb)

⇒ PROGRAMMING MODEL can be written as.

64-bit Regs	32-bit Regs	16-bit Regs
RAX	EAX	AH <del>AX</del> AL
RBX	EBX	BH <del>BX</del> BL
RCX	ECX	CH <del>CX</del> CL
RDX	EDX	DH <del>DX</del> DL
RBP	EBP	BP
RSI	ESI	SI
RDI	EDI	DI
RSP	ESP	SP

\* GPRs

Rs		
:	⋮	
R14		
R15		

FLAG Register

RFLAGS	EFLAGS	FLAGS
--------	--------	-------

Instruction pointer

RIP	EIP	IP
← 16-bit →		

Segment Registers.

CS
DS
ES
SS
FS
GS

8-bits - Byte - B  
 16-bits - Word - W  
 32-bits - Double - D  
 64-bits - Quad - Q

DATA byte  
 OP1 DB 05h  
 OP2 DB 08h  
 data

- 8086 through 80286 contain 16-bit architecture,

- 80386 through Core-2 contain 32-bit to 64-bit architecture

→ AX

AX → AH, AL  
 BX → BH, BL  
 CX → CH, CL  
 DX → DH, DL

General purpose or multipurpose registers.

1) RAX → EAX → AX → AH, AL  
64      32      16      8      8

Accumulator — \* Generally used to store data temporarily  
 \* Specially used to perform arithmetic and logical operations and also for some adjustment operations.  
 (decimal adjust and ASCII adjust)

2) RBX → EBX → BX → BH, BL (Base Register)

Base — \* Generally used to store data temporarily during computations.  
 \* Specially used to hold the offset address of a location in the memory.

3) RCX → ECX → CX → CH, CL

Count — \* Generally used to store data temporarily  
 \* Specially used as a count register along with branch instructions [(REP - Repeat) & LOOP]

4) RDX → EDX → DX → DH, DL

Data — \* Generally used to store data temporarily during computations.  
 \* Specially used to hold memory data during I/O transformations.

$\begin{cases} \text{IN AX, DX} \\ \text{OUT DX, AX} \end{cases}$

5) RBP → EBP → BP (only 16-bit cannot be written as)

Base pointer - \* GPR - General purpose register  
\* points to a memory location for memory data transfer.

RFLAG

\* Flag

ope

\* Th

ous

\* The

wor

6) RDJ → EDI → DI (Destination Index)

DI — \* GPR

\* used to address string destination data during string manipulation instructions.

7) RSI → ESI → SI (Source Index)

SI — \* GPR

\* used to address string source data during string manipulation instructions.

8) RSP → ESP → SP [Stack pointer]

SP — \* Special purpose register.

\* It addresses an area of memory called stack.

\* The stack memory stores data through this pointer.

\* Th

ehc

[st

• Dat

⇒ Flag

) C-e

9) R8 through R15

\* GPR (Found in Pentium-4 and Core-2 up's only)

10) FLAGS RIP → EIP → IP (Instruction Pointer).

\* Special Purpose Registers.

\* It addresses the next instruction in a section of memory defined as a code segment.

\* It finds the next sequential instruction in a program located within the code segment.

\* It can be modified with a jump (JMP) or call (CALL) instructions.

) Thi

of

1-

0-

) P-


1

[n

) u

RFLAGS → EFLAGS → FLAGS (Flag register or Status register)

- \* Flags indicate the condition of the CPU and control its operation.
- \* The contents of the flag register reflects the results of the CPU.
- \* The bit position/format of flag register can be written as.



- The rightmost 5 flags and overflow flag are cleared by most arithmetic and logic operations.  
[status registers]
- Data transfer operations do not change flags.

⇒ Flags

MOV POP  
XCHG  
PUSH

i) C-Carry flag:

- This flag holds the carry after addition or the borrow of the subtraction.
- 1 → carry generated  
0 → No carry

i) P-Parity flag:

- 0 → for odd parity  
1 → for even parity  
[No. of 1's in the result.]
- used to check the validity of data.

### iii) A - Auxiliary carry:

- This flag holds the carry (half carry) after addition or the borrow after subtraction b/w lower four bits (lower nibble) of the data.

Ex: 
$$\begin{array}{r} 1100 \\ 0101 \\ \hline 0 \end{array}$$
 ↓ lower nibble  
[∴  $a=1$ ]

- used for data conversion operations (BCD operations)

### iv) Z - Zero flag:

- This flag shows the result of an arithmetic or logic operation.  
 $Z=1 \rightarrow$  Result is zero  
 $Z=0 \rightarrow$  Result is not zero

$$\begin{array}{r} 1010 \quad 1001 \\ 0101 \quad 0110 \\ \hline \text{AND} \quad \underline{0000 \quad 0000} \end{array} \quad \therefore Z=1$$

### v) S - Sign Flag:

- This flag holds the arithmetic sign of the result after an arithmetic or logic operation.  
 $S=1 \rightarrow$  Result is -ve.  
 $S=0 \rightarrow$  Result is +ve.

### vi) T - Trap bit (Highest priority Interrupt)

- If  $T=1$ , enables on chip debugging feature.  
If  $T=0$ , debugging feature disabled. (∴)

### vii) I - Interrupt flag:

- This flag controls the operation of an interrupt.  
(INTR pin) [Interrupt request]

If  $I=1$ , INTR enabled (allows external interrupt)  
STI (set interrupt)


If  $I=0$ , INTR disabled  
CLI (clear interrupt)

### iii) D - Direction flag.

- This flag selects either the increment or decrement mode for the DI (Destination Index) and SI (Source Index) registers during string instructions.
- If D=1, the registers are automatically decremented.  
(top to bottom)
- If D=0, the registers are automatically incremented.  
(bottom to top)
  - [ STD → set Direction Flag D=1 ]
  - [ CLD → clear Direction Flag D=0 ]

### iv) O - Overflow Flag

- Overflow occurs when signed numbers are added or subtracted. This flag is set when the result exceeds the capacity of the machine.
- For unsigned operation, this flag is ignored.

Ex:  1111  
overflow 0  
1111

### v) IOP → IOPL (Input Output Privileged level)

- It is used in protected mode to select the privilege level of I/O devices
- 0 0 → Highest priority
- 0 1 -
- 1 0 -
- 1 1 → lowest priority

8bit  
16 bit mode

### NT - Nested Task.

- This flag indicates that current task is nested within another task in protected mode operation

### vi) RF - Resume Flag.

- This flag is used with debugging to control the resumption of execution after the next instruction.

### xii) VM - Virtual Mode.

Protected mode

- When  $VM=1$  This flag selects Virtual mode op. in a protected mode system.
- It allows system program to execute multiple OS programs and not application program (do).
- It is used to simulate dos in the modern windows environment.

### xiii) AC - Alignment check.

- This flag activates if a word or double word is addressed on a non-word or non-double word boundary.

### xiv) VIF - Virtual Interrupt Flag.

- It is a copy of the interrupt flag in protected mode system available to the pentium processors.

### xv) VIP - Virtual Interrupt Pending

- This flag provides info about virtual mode int.
- It is used in multitasking environments to inform the O.S with VIF and interrupt pending info.

### xx) ID - Identification

- This flag indicates that the pentium uses ~~suppose~~ CPUID instruction. This instruction provides the information about the chip version / manufacturer.

## Segment Registers:

- These registers generate the physical memory addresses when combined with other registers (offset registers).

### i) Code Segment (cs)

- + It is a section of memory that holds the programs & procedures used by the job.

- \* This register defines the starting address of the code section (upper 16-bit).
- \* In real mode it defines the start of 64 KB section of memory. (64 KB - DOS)
- \* In protected mode, it selects a descriptor that describes starting address and length of a section of memory holding code. (4 GB - windows)

### DATA SEGMENT (DS)

- \* It is a section of memory that contains most data used by a program.
- \* Data are accessed in the data segment by an offset address or the contents of other registers that holds the offset address.

### STACK SEGMENT (SS)

- \* It defines the area of memory used for the stack.
- \* The stack entry point is determined by the stack segment (ss) and SP or BP register.

### EXTRA SEGMENT (ES)

- \* It is an additional data segment used by some of the string instructions to hold destination data.

### FS & GS (Supplemental / general).

- \* These are supplemental segment registers available in 80386 through Core-2 chips, to allow additional memory segments for data.

## 6) DEFAULT SEGMENT AND OFFSET REGISTERS

Segment	offset	Purpose
CS	IP	Instruction/code address
SS	SP / BP	Stack address
DS	BX, SI, DI & 8-bit 16-bit displacement	Data address
ES	DI	String destination

Eg 1) CS = 1400h  
 IP = 2300h  
 PA = CS + IP  
 $= \frac{1400}{2300} h$   
 PA = 16300h

2) SS = 2000h  
 BP = 3000h  
 PA = SS + BP  
 $= \frac{2000}{3000} h$   
 PA = 23000h

3) DS = 1000h  
 DI = 2000h  
 PA = DS + DI  
 $= \frac{1000}{2000} h$   
 PA = 12000h

4) SS = 8000h  
 SP = 3A00h  
 PA = 80000  
 PA = 83A00h.

5) If a physical memory address is 5A230h when CS = 5200h, Find what will it be if CS changed to 7800h

- 5A230  
7800  
5200  
5A230h

PA = 5A230h  
 $\frac{5200}{8230}$   
 7800X  
 8230  
 FA30

7800X  
 8230  
 FA30

Determine PA of the operands for the following instructions.

mov AL,[SI]

mov AX,[BP+12]

Let DS = 1000h

BP = 4600h

SI = 2500h

SS = 6000h.

DS + 10 + offset

$$\begin{array}{r} 1000 \\ + 2500 \\ \hline 12500 \end{array}$$

PA

m  
DS -  
OS -  
SS -  
ES -  
AL, SI

$$\therefore PA = DS + SI$$

$$\begin{array}{r} 1000 \times h \\ 2500 \times h \\ \hline 12500 \times h \end{array}$$

$$PA = SS + BP.$$

$$\begin{array}{r} BP = 4600 - \\ 12 \\ \hline 4612 \end{array}$$

$$PA = SS + BP.$$

$$\begin{array}{r} 6000 \times h \\ 4612 \times h \\ \hline 64612 \end{array}$$

$$PA = 6000 \times h$$

$$4612 \times h$$


$$\hline 64612 \times h$$

### Real mode memory Address

Real mode operation allows the CPU to address only the first 1mb of memory space. The first 1mb of memory is called the real memory/conventional/DOS memory.

The 8086 and 8088 operate exclusively in real mode. The 80286 and above operate in either real or protected mode.

The DOS OS requires that the CPU operates in the real mode. Windows does not use real mode. Real mode operation allows application software written for 8086 through 80186 which only contain 1mb memory. The Pentium through core-2 operate in 64-bit mode hence DOS mode cannot execute real mode application hence DOS mode will not execute in 64-bit machines.



A

## UNIT - 2

### Protected mode Addressing

The format of  
written as

31	16
0000 0000	B15 B

Protected mode memory addressing allows access to data and programs located above the 1 MB of memory, as well as within the first 1 MB of the base address space. The starting address is the base address.

Addressing this extended section of memory uses the segment and offset addressing scheme but in place of segment register address, the segment register contains a selector that selects a descriptor from a descriptor table.

The descriptor gives the memory segments length, location and access rights.

Protected memory Instructions are identical to real mode Instructions.

### Selectors and Descriptors:

- \* The selector located in the segment register selects one of the descriptors (8192) from one of two tables.

~~Memory protection~~  
Not suitable for general purpose and multitasking computers (systems)

### Addressing modes:-

Addressing modes indicates a way of locating data & or operands.

Depending on data types used in the instructions and the memory addressing modes, any instruction may belong to one or more addressing modes.

The different methods in which an operand is specified in the instruction is called its addressing mode.

In intel series ips there are 3 categories of addressing modes.

- i) Data related addressing modes
- ii) Code / Program related addressing modes
- iii) Stack related addressing modes.

### Data related Addressing modes (mov dst, src)

#### Immediate AM:-

This addressing mode transfers the value and an

immediate byte, word, double word or quad word data into the destination register.

mov	dst	Immediate data
-----	-----	----------------

Eg:  $\text{mov AL, 05h}$  } Data      [The data is 8-bit or 16-bit.  
 $\text{mov CX, 1234h}$  } long and is a part of instruction]

#### \* Register addressing mode:

This addressing mode transfers a copy of a byte or word from the source register to the destination register.

mov	dst Reg	Src Reg
	↓	↓
	8-bit	8-bit
	↓	↓
	64-bit	64-bit

Eg:  $\text{mov AL, BH} \rightarrow$  8-bit  
 $\text{mov CX, DX} \rightarrow$  16-bit.  
 $\text{mov AH, CX} \rightarrow$  not allowed.  
  ↑   ↓  
  8-bit   16-bit.  
 $\text{mov ES, DS} \rightarrow$  not allowed. [WE cannot load segment registers directly  
both are segment registers.]

#### \* Direct Addressing Mode:

(offset)

In this mode the effective address of the operand is directly available in the instruction itself. This addressing mode moves a byte or word between a memory location and a register.

mov EA → Data

mov dst, Src Reg / memory  
↓  
reg / memory

mov mem, mem (Not allowed)

mov AX, DATA

mov BX, ~~DATA~~

Eg:-  $\text{mov AX, [8A03h]}$   
      EA (Effective Address of operand)

(memory location)

mov [1254h], BX  
memory location

mov AX, TEMP, memory address is defined in the DS.

MOV RESULT, AX

↳ memory address of DS.


MOV RESULT, TEMP → not allowed.

### Indirect Addressing mode: (Register Indirect Am)

This addressing mode transfers a byte or word between a register and a memory location addressed by index or base register.

The index and base registers are BX, BP, SI & DI. Effective address of the data is in a base register index register i.e. specified in the instruction.

Instruction.




:  
MOV AX, [BX]  
MOV CX, [BP]  
MOV AX, [SI]  
MOV [DI], CX

### Base + Index addressing:-

This addressing mode transfers a byte or word between a register and a memory location addressed by a base register (BP or BX) + an index register (SI, DI).

The effective address (EA) is sum of base register and an index register. Both of which are specified by the instruction. Therefore  $EA = BP/BX + SI/DI$ .




Eg:  $\text{mov AX, [BX+SI]}$ .  
 $\text{mov [BP+DI], CX}$ .

Register Relative addressing: (Displacement) (8-bit, 16-bit)

This addressing mode transfers a byte or word between a register and a memory location addressed by an index register (SI or DI) or base register (BX or BP) plus a displacement (8-bit or 16-bit).

The EA is the sum of base register (BX or BP) plus an 8-bit or 16-bit or index register (SI or DI) plus an 8-bit or 16-bit displacement. Therefore, the EA = BX / BP or SI / DI + displacement.

Eg:  $\text{mov AX, [SI+05h]}$   
 $\text{mov AX, [BX+1234h]}$   
 $\text{mov [DI+8A00h], AX}$ .




### Relative Base Index Addressing mode:

This addressing mode transfers a byte or word between the register and memory location addressed by a base register and an index register plus a displacement.

The EA is the sum of base register (BX or BP) plus an 8-bit or 16-bit index register (SI or DI) plus an 8-bit or 16-bit displacement. Therefore E.A. =  $\frac{\text{Base}}{\text{Reg}} + \frac{\text{Index}}{\text{Reg}} + \frac{\text{displacement}}{\text{SI/DI}}$

Eg:  $\text{mov AX, [BX+SI+08h]}$   
 $\text{mov CX, [BP+SI+1234h]}$   
 $\text{mov [BX+DI+8A00], DX}$ .



### Scaled-Index Addressing mode:

This addressing mode is available only in the 80386 through pentium up.

The second register of a pair of registers is modified by a scaling factor of two, four or eight to generate the operand memory address.

Eg: `MOV EAX, [EBX + ESI * 2]`  
`MOV [EBX + EDI * 4], ECX.`

### Relative Instruction Pointer Addressing mode:

This addressing mode is available only to the 32-bit up. (pentium-4 to core-II up)

This mode allows access to any location in the memory system by adding a 32-bit ~~displacement~~ displacement the contents of <sup>64-bit</sup> Instruction Pointer (IP) EA is used to calculate the address of Interrupt Service Routines (ISR).

### I/O Output Addressing (I/O Port Addressing):-

This addressing is used to transfer a byte or word from the I/O devices to the up. The address of the I/O device is specified by DX register.

Eg: `IN AX, DX.`  
`OUT DX, AX`

## Implied Addressing mode

In this addressing, the instruction assumes  
the data is predefined in a register, and  
involves any operand.

Eg: Data conversion instructions.

DAA, AAA, AAS, AAM  
sub multi

Decimal adjust accumulate / after addition  
ASCII adjust after addition

→ Status flag Instructions:

STD, CLC, CMC

⇒ Program Related Addressing Modes: (code).

These addressing modes are used with unconditional branch instructions (JMP)(Jump) and function or subroutines, i.e. (CALL) instructions, consists of 3

- i) Direct
- ii) Relative
- iii) Indirect

\* Intrasegment Direct Addressing mode (Am)

[Relative Program memory Addressing].

i) In this mode, the address to which the control is to be transferred lies in the same segment. The displacement is computed relative to the contents of the instruction pointer only.

ii) In this mode the value of CS do not change, the displacement is -128 to +127 (short jump).

iii) If the displacement is -32768 to +32767 (long jump).

Eg: JMP 8A00h  
CALL 1234h

### \* Intrasegment Indirect Addressing mode:-

- i) In this mode the branch address is found as the content of the register or memory location.  
ii) In this mode the CS value do not change, the IP value will be held by any register.

Eg: CALL BX  
JMP CX

### \* Intersegment Direct Addressing

- i) In this mode the address to which the control is to be transferred lies in a different code segment.  
ii) This addressing mode provides branching from one CS to another CS.  
iii) The ES and IP of the destination address are specified directly in the instruction.

Eg: CALL 2000h : 1234h.  
es IP

### \* Intersegment Indirect Addressing mode

In this mode the address to which the control is to be transferred lies in a different code segment and is passed to the instruction indirectly using the contents of a memory block containing 4-bytes.

IP (LSB)	34	} 1.234h = IP
IP (MSB)	12	
CS (LSB)	00	} 2000 = CS.
CS (MSB)	20	

### \* Stack memory addressing mode : (PUSH, POP)

The stack plays an important role in all APIs. It holds data temporarily and stores the written procedures. return address used by

The stack memory is LIFO, i.e., data are stored and removed in the stack.

Data are placed on to the stack using P instruction and removed using POP instruction.

The CALL instruction also uses the stack to hold the return address for procedures and return instruction (RET) to remove the return address from the stack.

### Syntax:

```
PUSH src  
POP dst
```

The stack memory is maintained by two registers: the stack pointer (SP) and the stack segment register (SS). Therefore EA of stack  $\rightarrow SP/BP$ .  
 $PA = [SS + SP/BP]$

### Operation

1) PUSH src

$$SP \leftarrow SP - 2$$

$$(SP+1) : SP \leftarrow \text{Data}$$

2) POP dst

$$\text{Data} \leftarrow (SP+1) : SP$$

$$SP \leftarrow SP + 2$$

Eg: 1) PUSH AX

PUSH BX

2) POP AX

POP BX

NOTE:- NEAR PTR  $\rightarrow$  Intra segment  
(pointer)

FAR PTR  $\rightarrow$  Inter segment.  
(pointer)

Ex: JMP NEAR PTR[BX]. (Assembler Directives).  
(Intra segment Indirect Jmp)

### Instructions:

PUSHF (Push flag)

POPF

PUSH 1234H (immediate)

Suppose

$$SP = SP - 2$$

$$SP \leftarrow SP + 2$$

$$SP = SP + 2$$

a) P.A =

P.A =

b) PA =

PA =

problems:

Suppose that  $DS = 0200h$  ... Determine the P.A accessed by the following instructions  
 $BX = 0300h$   
 $DI = 4000h$ .

a)  $MOV AL, [1234h]$

b)  $MOV AX, [BX]$

c)  $MOV [DI], AL$

(Direct)

a)  $MOV AL, [1234h]$

[PA =  $DS \times 10 + \text{offset}$ ]

$$= 0200h \times 10 + 1234h$$

$$PA = 03234h$$

b)  $MOV AX, [BX]$

$$PA = 0200h \times 10 + 0300h$$

$$PA = 02300h$$

(Indirect)

c)  $MOV [DI], AL$

$$PA = 0200h \times 10 + 4000h$$

$$\cancel{PA = 06000h}$$

$$PA = 02400h \quad (\text{Indirect})$$

$$PA = 02400h$$

Find P.A for the following

Suppose that  $DS = 1200h$

$$DI = 2024h$$

$$ARRAY = 0012h$$

$$BX = 1012h$$

a)  $MOV AL, ARRAY$

b)  $MOV AL, ARRAY[BX]$

c)  $MOV AL, ARRAY[BX][SI]$

$$a) PA = 1200h \times 10 + 0012h$$

$$PA = \cancel{20252h} \quad (\text{Direct}) \quad (12012h)$$

$$b) PA = 1200h \times 10 + 1012h$$

$$= 13028h \quad (\text{Indirect}) \quad (\text{Register relative}).$$

$$c) PA = 1200h \times 10 + 1012h + 2024. \quad (\text{Relative Base Index AM})$$

$$= 12000 + 3048, 2048$$

$$= 15036h$$

$$= 15048h$$

$$\begin{array}{r} 1012 \\ 2024 \\ \hline 3036 \end{array}$$

$$\begin{array}{r} 1012 \\ 2024 \\ \hline 19144 \\ 12000 \\ \hline 24160 \end{array}$$

3) At a certain instant during execution of pgn  
 the CPU has the following data in the registers

Indicate calculate

$AX = 1234h$	$CS = 3456h$
$BX = 5678h$	$IP = 789Ah$
$SI = ABCDh$	$DS = ES = 4567h$
$DI = CDEFh$	

State the addressing modes used and calculate the PA for the following instructions.

- 1)  $MOV AX, BX$
- 2)  $MOV [BX], AX$
- 3)  $MOV WORD PTR[ BX + DI + 3456h ], 9ABCh$
- 4)  $MOV AX, [9ABCh]$
- 5)  $LODSW$

- a) ADD  
 b) PUSH  
 c) LES  
 d) OR  
 e) JMP

- 1)  $MOV AX, BX$  (Register A.M.)  
 2)  $MOV [BX], AX$  (Indirect A.M.)  
 PA  $5678 \times 10 + 1234h$ .

a)

- 3) Relative Base Index A.M.

- 4)  $MOV AX, [9ABCh]$  (Direct)  
 5)  $LODSW \rightarrow$  Load string word.

c)

$$ES + DI = PA$$

$$PA = 45670h$$

$$\underline{CDEFh}$$

- 4) Determine the addressing modes for the following instructions.

- 1)  $PUSH BX$  — Stack A.M.  
 2)  $CALL BX$  — Intersegment indirect A.M  
 3)  $JMP DWORD PTR 6200h[BX] - Intersegment$   
 4)  $OR 0ABC0h[BX][SI], CX.$

Displacement Base Index A.M.

4

Indicate the default segment registers and calculate the PA. for the following instructions.

CS = 0000h  
DS = 2000h  
ES = 4000h  
SS = 6000h  
BP = 4000h  
SI = 8000h  
SP = 1000h

- a) ADD [BP], 2000h → (Indirect AM)  
b) PUSH SI → stack related AM  
c) LES BX, 42h [SI]. ~~Indirect~~ → ~~Relative~~  
d) OR DS:OF 246 [BP], DX ~~Intersegment self relative~~  
e) JMP 1234h. Intra direct AM

a) 
$$\begin{array}{r} 40000h \\ 2000h \\ \hline 42000h \end{array}$$

b) SS + SP / BP.

c) Register Relative AM  
Load Effective Address

d) DS + F246 + BP  
Relative Base Index AM  
Register Relative

e) Write AM

- 1) CALL 2400h Intra-direct  
2) CALL WORD PTR [SI] Intra-indirect  
3) CALL 1200h:2400h - Inter-direct  
4) CALL DWORD PTR [SI] - ~~Intra~~-indirect,