



EMITTER-STABILIZED BIAS

BJT DC BIASING

prepared by:

Gyro A. Madrona

Electronics Engineer

TOPIC OUTLINE

Emitter-Stabilized Bias Circuit

- Base-Emitter Loop
- Collector-Emitter Loop
- Load Line Analysis



EMITTER-STABILIZED BIAS CIRCUIT



CURRENT GAIN

The current gain parameters alpha (α) and beta (β) describe the relationship between currents in the transistor's three terminals (emitter, base, and collector).

Alpha (α) is the ratio of the collector current to the emitter current.

Formula

$$\alpha = \frac{i_C}{i_E}$$

α is always less than 1 (typically 0.95 to 0.995)


Beta (β) is the ratio of the collector current to the base current.

Formula

$$\beta = \frac{i_C}{i_B}$$




EMITTER-STABILIZED BIAS CIRCUIT



The emitter-stabilized bias is an improved biasing method by adding resistor in the emitter (R_E). This resistor introduces negative feedback, which helps stabilize the operating point against variations in temperature and transistor beta (β).



BASE-EMITTER LOOP



KVL @B-E

$$-v_0 + \cancel{V_{cc}} + \underline{V_{rb}} + \underline{V_{bc}} + \underline{V_{re}} = 0$$

$$V_{rb} + V_{re} = V_{cc} - V_{bc}$$

$$i_b R_B + \underline{i_E R_E} = V_{cc} - V_{bc}$$


$$i_E = i_b + \underline{i_c} \rightarrow \beta = \frac{i_c}{i_b}$$

$$i_E = i_b + \beta i_b \quad i_c = \beta i_b$$

$$\underline{i_E = i_b (\beta + 1)}$$

$$i_b R_B + i_b (\beta + 1) R_E = V_{cc} - V_{bc}$$

BASE-EMITTER LOOP



KVL @B-E

$$i_B R_B + i_B (\beta + 1) R_E = V_{CC} - V_{BE}$$


$$i_B [R_B + (\beta + 1) R_E] = V_{CC} - V_{BE}$$

$$R_B + (\beta + 1) R_E$$

$$i_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1) R_E}$$

Emitter-stabilized bias

COLLECTOR-EMITTER LOOP



KVL @C-E

$$-V_{cc} + V_{rc} + V_{ce} + V_{re} = 0$$

$$V_{ce} = V_{cc} - V_{rc} - V_{re}$$


$$V_{ce} = V_{cc} - i_c R_c - i_e R_e \rightarrow i_c \approx i_e$$

$$V_{ce} = V_{cc} - i_c (R_c + R_e)$$

Emitter-stabilized bias




EXERCISE



For the given emitter-stabilized bias network, determine:

- Base current (i_{BQ})
- Collector current (i_{CQ})
- Collector-Emitter voltage (v_{CEQ})
- Collector voltage (v_C)

EXERCISE



Solution

KVL @ B-E

$$-V_{be} + V_{Rb} + V_{Rc} + V_{Re} = 0$$

$$V_{Rb} + V_{Re} = V_{cc} - V_{be}$$

$$i_p R_b + i_e R_e = V_{cc} - V_{be}$$


$$i_e = i_p + i_c \rightarrow \beta = \frac{i_c}{i_p}$$

$$i_e = i_p + \beta i_p$$

$$i_c = \beta i_p$$

$$i_e = i_p (\beta + 1)$$

$$i_p R_b + i_p (\beta + 1) R_e = V_{cc} - V_{be}$$


$$\underline{I_B R_B} + \underline{I_B (\beta + 1) R_E} = V_{CC} - V_{BE}$$


$$R_B + (\beta + 1) R_E$$

$$I_p = \frac{20 - 0.7}{430k + (45 + 1)k}$$

$$i_{p2} = 40.55 \text{ mA}$$

ans

EXERCISE



Solution

Current Gain


$$\beta = \frac{i_c}{i_b}$$

$$i_c = \beta i_b$$

$$i_c = 45 (40.55 \mu)$$

$$i_c = 1.82 \text{ mA}$$

ans



KVL @ C-E

$$-V_o + V_{RC} + \underline{V_{CE}} + V_{RE} = 0$$

$$V_{CE} = V_{CC} - V_{RC} - V_{RE}$$

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E \rightarrow I_C \approx I_E$$

$$V_{CE} = V_{CC} - I_C(R_C + R_E)$$

$$V_{CE} = 20 - 1.82 \text{ m}(2\text{k} + 1\text{k})$$

$$V_{CEQ} = 14.54 \text{ V}$$

Ans

LOAD LINE ANALYSIS




SATURATION POINT

The saturation point is the operating state where BJT conducts the maximum collector current ($i_{C(sat)}$) with zero collector-emitter voltage ($v_{CE} = 0$).


In this region the transistor acts like a closed switch (zero resistance between collector-emitter).

Collector Characteristic Curve




SATURATION POINT

Mentally Short



Collector Characteristic Curve




CUTOFF POINT

The cutoff point is the operating state where BJT conducts zero collector current ($i_C = 0$) with v_{CE} at its maximum ($v_{CE} = V_{CC}$).


In this region the transistor acts like an open switch (infinite resistance between collector-emitter).

Collector Characteristic Curve




CUTOFF POINT

Mentally Open




Collector Characteristic Curve




QUIESCENT POINT

The Q-point is the stable DC operating condition characterized by specific value of collector current (i_C) and collector-emitter voltage (v_{CE}).

Collector Characteristic Curve



EXERCISE




Plot the DC load line analysis for the emitter-stabilized bias network, indicating:

- Saturation current ($i_{C(sat)}$)
- Cutoff voltage ($v_{CE(cutoff)}$)
- Operating Point (Q-Point)



EXERCISE



Solution

Saturation Point

KVL @ C-E

$$-V_{cc} + V_{RC} + V_{CE} + V_{RE} = 0$$

$$V_{RC} + V_{RE} = V_{cc}$$

$$i_C R_C + i_E R_E = V_{cc}$$


$$\frac{i_C (R_C + R_E)}{R_C + R_E} = \frac{V_{cc}}{R_C + R_E}$$

$$i_C(sat) = \frac{20}{2k + 1k}$$

$$i_C(sat) = 6.67 \text{ mA}$$



EXERCISE



Solution

Cutoff Point

KVL @ C-E

$$-V_{CC} + V_{RC} + V_{CE} + V_{RE} = 0$$


$$V_{CE(cutoff)} = V_{CC}$$

$$V_{CE(cutoff)} = 20V$$


ans

EXERCISE

Load Line Analysis



EXERCISE



For the given emitter-stabilized bias network, determine:

- Base current (i_{BQ})
- Collector current (i_{CQ})
- Collector-Emitter voltage (v_{CEQ})
- Emitter voltage (v_E)

and plot the DC load line analysis indicating:

- Saturation current ($i_{C(sat)}$)
- Cutoff voltage ($v_{CE(cutoff)}$)
- Operating Point (Q-Point)



KVL @ 3rd

$$-V_o + V_{pp} + V_{BE} + V_{RE} = 0$$

$$V_{RP} + V_{RE} = V_{CC} - V_{PE}$$

$$i_P R_P + i_E R_E = V_{CC} - V_{BE}$$

$$i_E = i_B + \underline{i_C} \quad \rightarrow \quad \beta = \frac{i_C}{\leftarrow i_B}$$

$$i_E = i_B + \beta i_B$$

$$i_C = \beta i_B$$

$$\dot{L}_E = \dot{L}_B (\beta + 1)$$

$$i_B R_B + i_B (\beta + 1) R_E = V_{CC} - V_{BE}$$


$$\underline{I_B [R_B + (\beta + 1) R_E] = \underline{V_{CC} - V_{BE}}}$$

[illegible]
$$i_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_E}$$

$$I_{PQ} = 37.04 \text{ mA}$$

ans

EXERCISE



Solution

Current Gain

$$\rho = \frac{i_c}{i_p}$$

$$i_c = \beta i_b$$


$$i_c = 90(37.04 \mu)$$

$$I_{L2} = 3.33 \text{ mA}$$

ans



EXERCISE



Solution

KVL @ CE

$$-V_{cc} + V_{RC} + V_{CE} + V_{RE} = 0$$

$$V_{CE} = V_{cc} - V_{RC} - V_{RE}$$

$$V_{CE} = V_{cc} - i_C R_C - i_E R_E \rightarrow i_C \approx i_E$$


$$V_{CE} = V_{cc} - i_C (R_C + R_E)$$

$$V_{CE} = 20 - 3.33m(2K + 1K)$$

$$V_{CEQ} = 10.01V$$

ans

EXERCISE



Solution

Saturation Point

KVL @ C-E

$$-V_{CC} + V_{RC} + V_{CE} + V_{RE} = 0$$

$$V_{RC} + V_{RE} = V_{CC}$$

$$i_C R_C + i_E R_E = V_{CC} \rightarrow i_C \approx i_E$$


$$\frac{i_C (R_C + R_E)}{R_C + R_E} = \frac{V_{CC}}{R_C + R_E}$$

$$i_{C(sat)} = \frac{20}{2K + 1K}$$

$$i_{C(sat)} = 6.67 \text{ mA}$$

ans

EXERCISE



Solution

Cutoff Point

KVL @ C-E

$$-V_{CC} + V_{RC} + V_{CE} + V_{RE} = 0$$


$$V_{CE} = V_{CC}$$

$$V_{CE}(CUTOFF) = 20V$$

ans

EXERCISE

Load Line Analysis



IMPROVE STABILITY

Bias	β	$i_B (\mu A)$	$i_C (mA)$	$v_{CE} (V)$	$\% \Delta v_{CE}$
Fixed-Bias	50	47.08	2.35	6.83	-76%
	100	47.08	4.71	1.64	
Emitter-Stabilized	45	40.55	1.82	14.54	-31%
	90	37.04	3.73	10.01	
Voltage-Divider Bias					



LABORATORY

