



FIXED-BIAS CIRCUIT

BJT DC BIASING

prepared by:

Gyro A. Madrona

Electronics Engineer

TOPIC OUTLINE

Fixed-Bias Circuit

- Base-Emitter Loop
- Collector-Emitter Loop
- Load Line Analysis



FIXED-BIAS CIRCUIT



CURRENT GAIN

The current gain parameters alpha (α) and beta (β) describe the relationship between currents in the transistor's three terminals (emitter, base, and collector).

Alpha (α) is the ratio of the collector current to the emitter current.

Formula

$$\alpha = \frac{i_C}{i_E}$$

α is always less than 1 (typically 0.95 to 0.995)


Beta (β) is the ratio of the collector current to the base current.

Formula

$$\beta = \frac{i_C}{i_B}$$




FIXED-BIAS CIRCUIT



Fixed-bias configuration is the simplest method – the biasing voltage applied to the base of the BJT is fixed by a single resistor (R_B) connected directly to the power supply (v_{CC}).



BASE-EMITTER LOOP



KVL @B-E

$$-V_{CC} + v_{RB} + v_{BE} = 0$$


$$v_{RB} = V_{CC} - v_{BE}$$

$$\frac{i_B R_B}{R_B} = \frac{V_{CC} - v_{BE}}{R_B}$$

$$i_B = \frac{V_{CC} - v_{BE}}{R_B}$$

Fixed-bias

COLLECTOR-EMITTER LOOP



KVL @C-E

$$-\cancel{v_0} + v_{rc} + \underline{v_{ce}} = 0$$

$$v_{ce} = V_{cc} - v_{rc}$$

$$\boxed{v_{ce} = V_{cc} - i_c R_C}$$

Fixed-bias


Current Gain

$$\beta = \frac{i_c}{\cancel{i_b}}$$

$$\underline{i_c = \beta i_b}$$



EXERCISE




Determine the following parameters for the given fixed-bias circuit:

- Base current (i_{BQ})
- Collector current (i_{CQ})
- Collector-Emitter voltage (v_{CEQ})
- Base voltage (v_B)
- Base-Collector voltage (v_{BC})



EXERCISE



Solution

KVL @ B-E

$$-V_{BE} + V_{RB} + V_{CE} = 0$$

$$V_{RB} = V_{CE} - V_{BE}$$


$$\frac{I_B R_B}{R_B} = \frac{V_{CE} - V_{BE}}{R_B}$$

$$I_B = \frac{12 - 0.7}{240K}$$

$$I_B = 47.08 \mu A$$

ans

EXERCISE



Solution

Current Gain

$$\beta = \frac{i_C}{i_B}$$


$$i_C = \beta i_B$$

$$i_C = 50 (47.08 \mu A)$$

$$i_C = 2.35 mA$$

ans

EXERCISE



Solution

12V @ C-E

$$-V_{CE} + V_{RC} + V_{CE} = 0$$

$$V_{CE} = V_{CC} - V_{RC}$$


$$V_{CE} = V_{CC} - i_C R_C$$

$$V_{CE} = 12 - 2.75 m(2.2k)$$

$$V_{CE} = 6.83 V$$

ans

EXERCISE



Solution

Node Analysis

$$V_{BE} = V_B - V_E \rightarrow 0$$

$$V_B = 0.7V$$

ans

$$V_{CE} = V_C - V_E \rightarrow 0$$

$$V_C = 6.83V$$

$$V_{BC} = V_B - V_C$$

$$V_{BC} = 0.7 - 6.83$$

$$V_{BC} = -6.13V$$

ans

LOAD LINE ANALYSIS




SATURATION POINT

The saturation point is the operating state where BJT conducts the maximum collector current ($i_{C(sat)}$) with zero collector-emitter voltage ($v_{CE} = 0$).


In this region the transistor acts like a closed switch (zero resistance between collector-emitter).

Collector Characteristic Curve




SATURATION POINT

Mentally Short



Collector Characteristic Curve




CUTOFF POINT

The cutoff point is the operating state where BJT conducts zero collector current ($i_C = 0$) with v_{CE} at its maximum ($v_{CE} = V_{CC}$).


In this region the transistor acts like an open switch (infinite resistance between collector-emitter).

Collector Characteristic Curve




CUTOFF POINT

Mentally Open




Collector Characteristic Curve




QUIESCENT POINT

The Q-point is the stable DC operating condition characterized by specific value of collector current (i_C) and collector-emitter voltage (v_{CE}).

Collector Characteristic Curve



EXERCISE




Plot the DC load line for the fixed-bias circuit and clearly indicate the following points on the graph.

- Saturation current ($i_{C(sat)}$)
- Cutoff voltage ($v_{CE(cutoff)}$)
- Operating Point (Q-Point)



EXERCISE



Solution

Saturation Point

$I_{VL} @ C-E$

$$-V_{cc} + V_{ce} + V_{ce} = 0$$

$$V_{ce} = V_{cc}$$


$$\frac{I_{ce}}{r_{ce}} = \frac{V_{cc}}{r_{ce}}$$

$$I_{ce(sat)} = \frac{12}{2.2k}$$

$$I_{ce(sat)} = 5.45 \text{ mA}$$

ans

EXERCISE



Solution

Cutoff point

$I_{CWL} @ C-E$

$$-V_{CC} + V_{RC} + V_{CE} = 0$$


$$V_{CE}(cutoff) = V_{CC}$$

$$\boxed{V_{CE}(cutoff) = 12V}$$


ans

EXERCISE

Load Line Analysis



EXERCISE



Determine the following parameters for the given fixed-bias circuit:


- Base current (i_{BQ})
- Collector current (i_{CQ})
- Collector-Emitter voltage (v_{CEQ})

and clearly indicate the following points on the load line analysis graph.

- Saturation current ($i_{C(sat)}$)
- Cutoff voltage ($v_{CE(cutoff)}$)
- Operating Point (Q-Point)



EXERCISE



Solution

KVL @ B-E

$$-V_{BE} + V_{RB} + V_{RC} = 0$$

$$V_{RB} = V_{CC} - V_{BE}$$


$$\frac{I_B R_p}{R_p} = \frac{V_{CC} - V_{BE}}{R_p}$$

$$I_B = \frac{12 - 0.7}{240K}$$

$$I_B = 47.08 \mu A$$

ans

EXERCISE



Solution

Current Gain

$$\beta = \frac{i_c}{i_p}$$


$$i_c = \beta i_p$$

$$i_c = 100 (47.08 \mu A)$$

$$i_{cQ} = 4.71 mA$$

ans

EXERCISE



Solution

KVL @ C-E

$$-V_{CE} + V_{RC} + V_{CE} = 0$$

$$V_{CE} = V_{CC} - V_{RC}$$


$$V_{CE} = V_{CC} - I_C R_C$$

$$V_{CE} = 12 - 4.71m(2.2K)$$

$$\boxed{V_{CEQ} = 1.64V}$$

ans

EXERCISE



Solution

KVL @ $C-E$

$$-V_{CC} + V_{RC} + V_{CE} = 0$$

$$V_{RC} = V_{CC}$$


$$\frac{I_C R_C}{R_C} = \frac{V_{CC}}{R_C}$$

$$I_C(sat) = \frac{12}{2.2K}$$

$$I_C(sat) = 5.45 \text{ mA}$$

ans

EXERCISE



Solution

KVL @ C-E

$$-V_o + V_{RC} + V_{CE} = 0$$

$$V_{CE} = V_{CC}$$


$$V_{CE(CUTOFF)} = 12V$$

ans



EXERCISE

Load Line Analysis



UNSTABLE Q-POINT

Bias	β	$i_B (\mu A)$	$i_C (mA)$	$v_{CE} (V)$	$\% \Delta v_{CE}$
Fixed-Bias	50	47.08	2.35	6.83	-76%
	100	47.08	4.71	1.64	
Emitter-Stabilized					
Voltage-Divider Bias					



LABORATORY

