







TOPIC OUTLINE

Half-Adder

Full-Adder




HALF-ADDER



HALF-ADDER

The <u>half-adder</u> accepts two binary digits on its inputs and produces two binary digits on its outputs – a <u>sum bit</u> and a <u>carry bit</u>.

Logic Symbol



Truth Table


Α	В	C_{out}	Σ
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



Using the truth table of a half-adder, derive and synthesize the minimized expressions for both the Sum and Carry outputs.

Truth Table

A	В	C_{out}	Σ	Minterm
0	0	0	0	
0	1	0	1	TB
1	0	0	1	AB AB
1	1	(1)	0	
		A	B	•






FULL-ADDER



FULL-ADDER

The <u>full-adder</u> accepts two input bits and an <u>input</u> <u>carry</u> and generates a sum output and an output carry.

Logic Symbol



Truth Table

A	В	C_{in}	C_{out}	Σ
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Using the truth table of a full-adder, derive and synthesize the minimized expressions for both the Sum and Carry outputs.

A	В	C_{in}	C_{out}	Σ
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Minterm

Cont =
$$\overline{ABCin} + \overline{ABCin} + \overline{ABCin} + \overline{ABCin}$$

Cont = $Cin(\overline{AB+AB}) + \overline{AB}(\overline{Cin+Cin})$



Using the truth table of a full-adder, derive and synthesize the minimized expressions for both the Sum and Carry outputs.

A	В	C_{in}	C_{out}	Σ
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


Minterm


$$\Sigma = \overline{ABCin} + \overline{ABCin} + \overline{ABCin} + \overline{ABCin}$$

$$\Sigma = Cin(\overline{AB} + \overline{AB}) + Cin(\overline{AB} + \overline{AB})$$





Using the truth table of a full-adder, derive and synthesize the minimized expressions for both the Sum and Carry outputs.






Create a block-level representation of a 2-bit binary adder using full-adder modules.









Create a block-level representation of a 3-bit binary adder using full-adder modules.






PARALLEL BINARY ADDERS

2-bit Parallel Adder



$$\begin{array}{ccc}
C_1 & C_0 \\
A_1 & A_0 \\
B_1 & B_0 \\
b_2 & b_1 & b_0
\end{array}$$


3-bit Parallel Adder




$$\begin{array}{cccc}
C_2 & C_1 & C_0 \\
A_2 & A_1 & A_0 \\
B_2 & B_1 & B_0 \\
\hline
b_3 & b_2 & b_1 & b_0
\end{array}$$



Synthesize and implement a 2-bit parallel binary adder without utilizing XOR or XNOR gates.





LABORATORY

