

计算机组成原理实验报告

- 实验题目：多周期MIPS-CPU
- 实验日期：2019年5月16日
- 姓名：张劲曦
- 学号：PB16111485
- 成绩：

目录

计算机组成原理实验报告

目录

实验目的：

实验设计简述与核心代码：

DDU模块设计 (DDU.v)
DisplayUnit模块设计 (DisplayUnit.v)
mipsCPU模块设计 (mipsCPU.v)
Control模块设计 (Control.v)
Memory模块设计 (Memory.v)
RegisterFile模块设计 (RegisterFile.v)
ALUInst参数设定 (ALUInst.v)
ALUControl模块设计 (ALUControl.v)
ALU模块设计 (ALU.v)

实验结果：

现场烧录检查：已通过

实现资源消耗与性能统计：

仿真测试结果：


实验总结与感想：

实验目的：


1. 设计实现多周期MIPS-CPU，可执行如下指令：

- add, sub, and, or, xor, nor, slt
- addi, andi, ori, xori, slti
- lw, sw
- beq, bne, j

数据通路和控制单元如下，其中寄存器堆中R0内容恒定为0，存储器容量为256x32位




实验内容 (续2)



2. DDU: Debug and Display Unit, 调试和显示单元

- 下载测试时，用于控制CPU运行方式和显示运行结果
- 数据通路中寄存器堆和存储器均需要增加1个读端口，供DDU读取并显示其中内容



◦ 控制CPU运行方式

- `cont = 1`: `run = 1`, 控制CPU连续执行指令
- `cont = 0`: 每按动`step`一次, `run`输出维持一个时钟周期的脉冲, 控制CPU执行一条指令

◦ 查看CPU运行状态

- `mem`: 1, 查看MEM; 0, 查看RF
- `inc/dec`: 增加或减小待查看RF/MEM的地址`addr`
- `reg_data/mem_data`: 从RF/MEM读取的数据
- 8位数码管显示RF/MEM的一个32位数据
- 16位LED指示RF/MEM的地址和PC的值

实验设计简述与核心代码:

DDU模块设计 (DDU.v)

```

`verilog
1  module DDU(
2  //-----
3      input          clk,
4      input          rst,
5  //-----
6      input          cont,
7      input          step,
8      input          mem,
9      input          inc,
10     input          dec,
11     output [15:0] led,
12     output [15:0] seg
13 //-----
14 );
15 //-----
16 wire          run;
17 reg   [7:0]    addr;
18 wire  [31:0]  pc;
19 assign led = { addr[7:0], pc[7:0] };
20
21 wire          step_pos;
22 reg           step_past1, step_past2, step_stable;
23 reg   [23:0]  step_count;
24
25 wire          inc_pos;

```



```

86         end
87     end
88 end
89     else begin inc_count <= 24'd0; inc_stable = 1'b0; end
90 //-----
91     if(dec)
92     begin
93         if (dec_stable) ;
94     else
95     begin
96         dec_count <= dec_count + 24'd1;
97         if(dec_count == 24'd1000_0000)
98         begin
99             dec_stable <= 1'b1;
100             dec_count <= 24'd0;
101         end
102     end
103 end
104     else begin dec_count <= 24'd0; dec_stable = 1'b0; end
105 //-----
106 end
107 end
108 //-----
109 always @ (posedge clk or posedge rst)
110 begin
111     if(rst)
112     begin
113         step_past1 <= 1'b0;          step_past2 <= 1'b0;
114         inc_past1 <= 1'b0;          inc_past2 <= 1'b0;
115         dec_past1 <= 1'b0;          dec_past2 <= 1'b0;
116     end
117 else
118     begin
119         step_past1 <= step_stable;  step_past2 <= step_past1;
120         inc_past1 <= inc_stable;    inc_past2 <= inc_past1;
121         dec_past1 <= dec_stable;    dec_past2 <= dec_past1;
122     end
123 end
124 //-----
125 assign step_pos = step_past1 & (~step_past2);
126 assign inc_pos  = inc_past1 & (~inc_past2);
127 assign dec_pos  = dec_past1 & (~dec_past2);
128 assign run = cont | step_pos;
129 //-----
130 always @ (posedge clk)
131 begin
132     if(rst)
133         addr <= 0;
134     else if(inc_pos)
135         addr <= addr + 1;
136     else if(dec_pos)
137         addr <= addr - 1;
138 end
139 //-----
140 reg      clk_slow;
141 reg [23:0] clk_count;
142 reg [3:0]  number;
143 reg [2:0]  position;
144 //-----
145 always @ (posedge clk)

```

```

146     begin
147         if (clk_count == 24'd1_00_000)
148             begin clk_slow <= 1'b1; clk_count <= 24'b0;           end
149         else
150             begin clk_slow <= 1'b0; clk_count <= clk_count + 24'd1; end
151         end
152     //-----
153     DisplayUnit dpu(
154     //-----
155         /* input      [3:0]  */ .number(number),
156         /* input      [2:0]  */ .position(position),
157     //-----
158         /* output reg [7:0]  */ .sel(seg[7:0]),
159         /* output reg [7:0]  */ .seg(seg[15:8])
160     //-----
161     );
162     //-----
163     always @ (posedge clk_slow)
164     begin
165         position <= position + 3'd1;
166     end
167     //-----
168     always @ (*)
169     begin
170         if(mem)
171             case(position)
172                 3'b000: number = mem_data[3:0];
173                 3'b001: number = mem_data[7:4];
174                 3'b010: number = mem_data[11:8];
175                 3'b011: number = mem_data[15:12];
176                 3'b100: number = mem_data[19:16];
177                 3'b101: number = mem_data[23:20];
178                 3'b110: number = mem_data[27:24];
179                 3'b111: number = mem_data[31:28];
180             endcase
181         else
182             case(position)
183                 3'b000: number = reg_data[3:0];
184                 3'b001: number = reg_data[7:4];
185                 3'b010: number = reg_data[11:8];
186                 3'b011: number = reg_data[15:12];
187                 3'b100: number = reg_data[19:16];
188                 3'b101: number = reg_data[23:20];
189                 3'b110: number = reg_data[27:24];
190                 3'b111: number = reg_data[31:28];
191             endcase
192         end
193     //-----
194     endmodule

```

DisplayUnit模块设计(DisplayUnit.v)

将CPU的输出值显示在数码管的译码模块

```

` ` ` verilog
1  module DisplayUnit(
2  //-----
3      input      [3:0] number,

```

```

4     input      [2:0] position,
5     //-----
6     output reg [7:0] sel,
7     output reg [7:0] seg
8     //-----
9     );
10    //-----
11    always @ (*)
12    begin
13        case(number)
14            //                gfed_cba
15            4'b0000: seg[7:0] = 8'b1_1000_000;
16            //                gfed_cba
17            4'b0001: seg[7:0] = 8'b1_1111_001;
18            //                gfed_cba
19            4'b0010: seg[7:0] = 8'b1_0100_100;
20            //                gfed_cba
21            4'b0011: seg[7:0] = 8'b1_0110_000;
22            //                gfed_cba
23            4'b0100: seg[7:0] = 8'b1_0011_001;
24            //                gfed_cba
25            4'b0101: seg[7:0] = 8'b1_0010_010;
26            //                gfed_cba
27            4'b0110: seg[7:0] = 8'b1_0000_010;
28            //                gfed_cba
29            4'b0111: seg[7:0] = 8'b1_1111_000;
30            //                gfed_cba
31            4'b1000: seg[7:0] = 8'b1_0000_000;
32            //                gfed_cba
33            4'b1001: seg[7:0] = 8'b1_0010_000;
34            //                gfed_cba
35            4'b1010: seg[7:0] = 8'b1_0001_000;
36            //                gfed_cba
37            4'b1011: seg[7:0] = 8'b1_0000_011;
38            //                gfed_cba
39            4'b1100: seg[7:0] = 8'b1_1000_110;
40            //                gfed_cba
41            4'b1101: seg[7:0] = 8'b1_0100_001;
42            //                gfed_cba
43            4'b1110: seg[7:0] = 8'b1_0000_110;
44            //                gfed_cba
45            4'b1111: seg[7:0] = 8'b1_0001_110;
46        endcase
47        case(position)
48            3'b000: sel = 8'b1111_1110;
49            3'b001: sel = 8'b1111_1101;
50            3'b010: sel = 8'b1111_1011;
51            3'b011: sel = 8'b1111_0111;
52            3'b100: sel = 8'b1110_1111;
53            3'b101: sel = 8'b1101_1111;
54            3'b110: sel = 8'b1011_1111;
55            3'b111: sel = 8'b0111_1111;
56        endcase
57    end
58    //-----
59 endmodule

```

mipsCPU模块设计(mipsCPU.v)

```

`verilog
1  module mipsCPU(
2  //-----
3      input          origin_clk,
4      input          rst,
5  //-----
6      input          run,
7      input  [7:0]    addr,
8      output reg [31:0] pc,
9      output  [31:0] mem_data,
10     output  [31:0] reg_data
11 //-----
12 );
13 //-----
14 wire clk;
15 assign clk = origin_clk & run;
16 //-----
17 reg [31:0] InstructionRegister;
18 reg [31:0] MemoryDataRegister;
19 reg [31:0] ALUOut;
20 reg [31:0] A;
21 reg [31:0] B;
22 //=====
23 wire      Zero;
24 wire      PCWriteCond;
25 wire      PCWrite;
26 wire [31:0] ALU_result;
27 wire [31:0] Jump_address;
28 wire [31:0] Address;
29 wire      IorD;
30 wire      MemRead;
31 wire      MemWrite;
32 wire [31:0] MemData;
33 wire [31:0] RegtoA;
34 wire [31:0] RegtoB;
35 wire      MemtoReg;
36 wire      IRWrite;
37 wire      RegDst;
38 wire [1:0] ALUSrcB;
39 wire      ALUSrcA;
40 wire [31:0] SourceB;
41 wire [31:0] SourceA;
42 wire [4:0]  RegWriteAddr;
43 wire [31:0] RegWriteData;
44 wire [3:0]  Ctrl;
45 wire [1:0]  ALUOp;
46 wire [1:0]  PCSrc;
47 wire      I_TYPE;
48
49 assign I_TYPE = ( InstructionRegister[31:29] == 3'b001 );
50
51 assign Jump_address = {pc[31:28], InstructionRegister[25:0], 2'b00};
52 //=====
53 always @(posedge clk or posedge rst)
54     begin
55         if(rst)
56             pc <= 32'd44;
57         else

```



```

58         begin
59             if( PCWrite | ( Zero & PCWriteCond ) | ( ~Zero & PCWriteCondBNE ) )
60                 begin
61                     case (PCSource)
62                         2'b00 : pc <= ALU_result;
63                         2'b01 : pc <= ALUOut;
64                         2'b10 : pc <= Jump_address;
65                         default : pc <= ALU_result;
66                     endcase
67                 end
68             end
69         end
70 //=====
71 assign Address = IorD ? ALUOut : pc;
72 //=====
73 assign RegWriteData = MemtoReg ? MemoryDataRegister : ALUOut;
74 //=====
75 assign RegWriteAddr = RegDst ? InstructionRegister[15:11] :
InstructionRegister[20:16];
76 //=====
77 assign SourceB = ALUSrcB[1] ?
78                 ( ALUSrcB[0] ?
79                 { {14{InstructionRegister[15]}}, InstructionRegister[15:0], 2'b00 }
80                 :
81                 { {16{InstructionRegister[15]}}, InstructionRegister[15:0] }
82                 )
83                 :
84                 ( ALUSrcB[0] ? 32'd4
85                 : B
86                 );
87 //=====
88 assign SourceA = ALUSrcA ? A : pc;
89 //=====
90 always @(posedge clk)
91     begin
92         MemoryDataRegister <= MemData;
93         A <= RegtoA;
94         B <= RegtoB;
95         ALUOut <= ALU_result;
96         if(IRWrite) InstructionRegister <= MemData;
97         else InstructionRegister <= InstructionRegister;
98     end
99 //=====
100 Control ctrl(
101     .clk(clk),
102     .rst(rst),
103     .Op(InstructionRegister[31:26]),
104     .RegDst(RegDst),
105     .RegWrite(RegWrite),
106     .ALUSrcA(ALUSrcA),
107     .ALUSrcB(ALUSrcB),
108     .ALUOp(ALUOp),
109     .PCSource(PCSource),
110     .PCWriteCond(PCWriteCond),
111     .PCWriteCondBNE(PCWriteCondBNE),
112     .PCWrite(PCWrite),
113     .IorD(IorD),
114     .MemRead(MemRead),
115     .MemWrite(MemWrite),
116     .MemtoReg(MemtoReg),

```

```

117     .IRWrite(IRWrite)
118 );
119 Memory mem(
120     .clk(clk),
121     .MemRead(MemRead),
122     .MemWrite(MemWrite),
123     .Address(Address),
124     .WriteData(B),
125     .MemData(MemData),
126     .addr(addr),
127     .mem_data(mem_data)
128 );
129 ALUControl alu_ctrl(
130     .ALUOp(ALUOp),
131     .Func( I_TYPE ? InstructionRegister[31:26] : InstructionRegister[5:0] ),
132     .Ctrl(Ctrl)
133 );
134 ALU alu(
135     .SourceA(SourceA),
136     .SourceB(SourceB),
137     .Ctrl(Ctrl),
138     .ALUOut(ALU_result),
139     .Zero(Zero)
140 );
141 RegisterFile RF(
142     .clk(clk),
143     .rst(rst),
144     .RegWrite(RegWrite),
145     .ReadAddr1(InstructionRegister[25:21]),
146     .ReadData1(RegtoA),
147     .ReadAddr2(InstructionRegister[20:16]),
148     .ReadData2(RegtoB),
149     .WriteAddr(RegWriteAddr),
150     .WriteData(RegWriteData),
151     .addr(addr[4:0]),
152     .reg_data(reg_data)
153 );
154 //-----
155 endmodule

```

Control模块设计(Control.v)

多周期CPU控制状态机实现

```

`verilog
1 module Control(
2 //-----
3     input          clk,
4     input          rst,
5 //-----
6     input          [5:0] Op,           // 六位操作码
7     output reg     RegDst,             // 选择 rt(1) 或 rd(0) 作为写操作的目的寄存器
8     output reg     RegWrite,          // 寄存器写信号
9     output reg     ALUSrcA,           // 1 - 寄存器, 0 - PC
10    output reg [1:0] ALUSrcB,
11    // 00 - 寄存器, 01 - 4, 10 - 32位立即数符号扩展, 11 - 32位立即数符号扩展左移两位
12    output reg [1:0] ALUOp,            // ALU控制信号
13    output reg [1:0] PCSource,         // 00 - PC + 4, 01 - Branch, 10 - Jump

```

```

14     output reg      PCWriteCond,    // Branch
15     output reg      PCWriteCondBNE, // Branch BNE
16     output reg      PCWrite,        // Jump
17     output reg      IorD,           // 指令读取还是数据读写
18     output reg      MemRead,        // 读内存
19     output reg      MemWrite,       // 写内存
20     output reg      MemtoReg,       // 内存到寄存器
21     output reg      IRWrite        // 写IR
22 //-----
23 );
24 //-----
25 parameter OP_J      = 6'b000_010;
26 parameter OP_R_TYPE = 6'b000_000;
27
28 parameter OP_ADDI    = 6'b001_000;
29 parameter OP_SLTI    = 6'b001_010;
30 parameter OP_ANDI    = 6'b001_100;
31 parameter OP_ORI     = 6'b001_101;
32 parameter OP_XORI    = 6'b001_110;
33
34 parameter OP_BEQ     = 6'b000_100;
35 parameter OP_BNE     = 6'b000_101;
36 parameter OP_LW      = 6'b100_011;
37 parameter OP_SW      = 6'b101_011;
38
39 parameter STATE_IF   = 0;
40 parameter STATE_ID   = 1;
41 parameter STATE_MemAddrGet = 2;
42 parameter STATE_LW_MemAccess = 3;
43 parameter STATE_WB   = 4;
44 parameter STATE_SW_MemAccess = 5;
45 parameter STATE_EXE  = 6;
46 parameter STATE_R_TYPE_END = 7;
47 parameter STATE_BRANCH = 8;
48 parameter STATE_JUMP  = 9;
49 parameter STATE_I_EXE  = 10;
50 parameter STATE_START  = 11;
51 parameter STATE_I_TYPE_END = 12;
52
53 reg[3:0] state;
54 reg[3:0] next_state;
55
56 //always @(posedge clk or posedge rst)
57 always @(*)
58     begin
59         if(rst)
60             begin
61                 IorD      <= 1'b0;
62                 IRWrite   <= 1'b1;
63                 RegWrite  <= 1'b0;
64                 MemWrite  <= 1'b0;
65                 PCWriteCond <= 1'b0;
66                 PCWriteCondBNE <= 1'b0;
67                 MemRead   <= 1'b1;
68                 ALUSrcA   <= 1'b0;
69                 PCWrite   <= 1'b0;
70                 ALUOp     <= 2'b00;
71                 ALUSrcB   <= 2'b01;
72                 PCSrc     <= 2'b00;
73             end

```

```

74     else
75         begin
76             PCWriteCond    <= (Op == OP_BEQ) & (next_state == STATE_BRANCH);
77             PCWriteCondBNE <= (Op == OP_BNE) & (next_state == STATE_BRANCH);
78
79             case (next_state)
80             //-----
81                 STATE_IF          :
82                 begin
83                     RegWrite    <= 1'b0;
84                     MemWrite    <= 1'b0;
85                     MemRead     <= 1'b1;
86                     ALUSrcA     <= 1'b0;
87                     IorD        <= 1'b0;
88                     IRWrite     <= 1'b1;
89                     PCWrite     <= 1'b1;
90                     ALUOp       <= 2'b00;
91                     ALUSrcB     <= 2'b01;
92                     PCSrc       <= 2'b00;
93                 end
94             //-----
95                 STATE_ID          :
96                 begin
97                     RegWrite    <= 1'b0;
98                     MemWrite    <= 1'b0;
99                     IRWrite     <= 1'b0;
100                    PCWrite     <= 1'b0;
101                    ALUSrcA     <= 1'b0;
102                    ALUSrcB     <= 2'b11;
103                    ALUOp       <= 2'b00;
104                end
105            //-----
106                STATE_MemAddrGet   :
107                begin
108                    RegWrite    <= 1'b0;
109                    MemWrite    <= 1'b0;
110                    IRWrite     <= 1'b0;
111                    PCWrite     <= 1'b0;
112                    ALUSrcA     <= 1'b1;
113                    ALUSrcB     <= 2'b10;
114                    ALUOp       <= 2'b00;
115                end
116            //-----
117                STATE_LW_MemAccess :
118                begin
119                    RegWrite    <= 1'b0;
120                    MemWrite    <= 1'b0;
121                    IRWrite     <= 1'b0;
122                    PCWrite     <= 1'b0;
123                    MemRead     <= 1'b1;
124                    IorD        <= 1'b1;
125                end
126            //-----
127                STATE_WB          :
128                begin
129                    MemWrite    <= 1'b0;
130                    IRWrite     <= 1'b0;
131                    PCWrite     <= 1'b0;
132                    RegDst      <= 1'b0;
133                    RegWrite    <= 1'b1;

```

```

134         MemtoReg      <= 1'b1;
135     end
136     //-----
137     STATE_SW_MemAccess :
138     begin
139         RegWrite      <= 1'b0;
140         IRWrite       <= 1'b0;
141         PCWrite       <= 1'b0;
142         MemWrite      <= 1'b1;
143         IorD          <= 1'b1;
144     end
145     //-----
146     STATE_EXE          :
147     begin
148         RegWrite      <= 1'b0;
149         MemWrite      <= 1'b0;
150         IRWrite       <= 1'b0;
151         PCWrite       <= 1'b0;
152         ALUSrcA       <= 1'b1;
153         ALUSrcB       <= 2'b00;
154         ALUOp         <= 2'b10;
155     end
156     //-----
157     STATE_R_TYPE_END   :
158     begin
159         MemWrite      <= 1'b0;
160         IRWrite       <= 1'b0;
161         PCWrite       <= 1'b0;
162         RegDst        <= 1'b1;
163         RegWrite      <= 1'b1;
164         MemtoReg      <= 1'b0;
165     end
166     //-----
167     STATE_BRANCH        :
168     begin
169         RegWrite      <= 1'b0;
170         MemWrite      <= 1'b0;
171         IRWrite       <= 1'b0;
172         PCWrite       <= 1'b0;
173         ALUSrcA       <= 1'b1;
174         ALUSrcB       <= 2'b00;
175         ALUOp         <= 2'b01;
176         PCSrc         <= 2'b01;
177     end
178     //-----
179     STATE_JUMP          :
180     begin
181         RegWrite      <= 1'b0;
182         MemWrite      <= 1'b0;
183         IRWrite       <= 1'b0;
184         PCWrite       <= 1'b1;
185         PCSrc         <= 2'b10;
186     end
187     //-----
188     STATE_I_EXE        :
189     begin
190         RegWrite      <= 1'b0;
191         MemWrite      <= 1'b0;
192         IRWrite       <= 1'b0;
193         PCWrite       <= 1'b0;

```

```

194             ALUSrcA      <= 1'b1;
195             ALUSrcB      <= 2'b10;
196             ALUOp        <= 2'b10;
197         end
198         STATE_I_TYPE_END :
199         begin
200             MemWrite      <= 1'b0;
201             IRWrite       <= 1'b0;
202             PCWrite       <= 1'b0;
203             RegDst        <= 1'b0;
204             RegWrite      <= 1'b1;
205             MemtoReg      <= 1'b0;
206         end
207         //-----
208
209     endcase
210 end
211
212 always @(state)
213 begin
214     case (state)
215     //-----
216     STATE_START          : next_state <= STATE_IF;
217     //-----
218     STATE_IF             : next_state <= STATE_ID;
219     //-----
220     STATE_ID             :
221     begin
222         case (Op)
223         OP_LW             : next_state <= STATE_MemAddrGet;
224         OP_SW             : next_state <= STATE_MemAddrGet;
225         OP_R_TYPE         : next_state <= STATE_EXE;
226         OP_BEQ            : next_state <= STATE_BRANCH;
227         OP_BNE            : next_state <= STATE_BRANCH;
228         OP_J              : next_state <= STATE_JUMP;
229         OP_ADDI           : next_state <= STATE_I_EXE;
230         OP_ANDI           : next_state <= STATE_I_EXE;
231         OP_ORI            : next_state <= STATE_I_EXE;
232         OP_SLTI           : next_state <= STATE_I_EXE;
233         OP_XORI           : next_state <= STATE_I_EXE;
234         default           : next_state <= STATE_IF;
235         endcase
236     end
237     //-----
238     STATE_MemAddrGet     :
239     begin
240         case (Op)
241         OP_LW             : next_state <= STATE_LW_MemAccess;
242         OP_SW             : next_state <= STATE_SW_MemAccess;
243         default           : next_state <= STATE_IF;
244         endcase
245     end
246     //-----
247     STATE_LW_MemAccess   : next_state <= STATE_WB;
248     //-----
249     STATE_WB             : next_state <= STATE_IF;
250     //-----
251     STATE_SW_MemAccess   : next_state <= STATE_IF;
252     //-----
253     STATE_EXE            : next_state <= STATE_R_TYPE_END;

```

```

254 //-----
255     STATE_R_TYPE_END      :   next_state <= STATE_IF;
256 //-----
257     STATE_BRANCH          :   next_state <= STATE_IF;
258 //-----
259     STATE_JUMP            :   next_state <= STATE_IF;
260 //-----
261     STATE_I_EXE           :   next_state <= STATE_I_TYPE_END;
262 //-----
263     STATE_I_TYPE_END      :   next_state <= STATE_IF;
264 //-----
265     default                :   next_state <= STATE_IF;
266 //-----
267 endcase
268 end
269 //-----
270 always @(posedge clk or posedge rst)
271 begin
272     if(rst) state = STATE_START;
273     else   state = next_state;
274 end
275 //-----
276 endmodule

```

Memory 模块设计 (Memory.v)

数据和指令存储器

```

`verilog
1  module Memory(
2  //-----
3      input                clk,
4  //-----
5      input                MemRead,
6      input                MemWrite,
7      input    [31:0]      Address,
8      input    [31:0]      WriteData,
9      output   [31:0]      MemData,
10 //-----
11 //  input    [31:0]      addr,
12     input    [7:0]       addr,
13     output   [31:0]      mem_data
14 //-----
15 );
16 //-----
17 dist_mem_gen_0 mem (
18     .a(Address[9:2]),           // input wire [7 : 0] a
19     .d(WriteData),             // input wire [31 : 0] d
20     .dpra( { 2'b00, addr[7:2] } ), // input wire [7 : 0] dpra
21     .clk(clk),                 // input wire clk
22     .we(MemWrite),             // input wire we
23     .spo(MemData),             // output wire [31 : 0] spo
24     .dpo(mem_data)             // output wire [31 : 0] dpo
25 );
26 //-----
27 endmodule

```

RegisterFile模块设计(RegisterFile.v)

寄存器文件

```
`` verilog
1  module RegisterFile(
2  //-----
3      input          clk,
4      input          rst,
5  //-----
6      input          RegWrite,
7      input          [4:0] ReadAddr1,
8      output         [31:0] ReadData1,
9      input          [4:0] ReadAddr2,
10     output         [31:0] ReadData2,
11     input          [4:0] WriteAddr,
12     input          [31:0] WriteData,
13 //-----
14     input          [4:0] addr,
15     output         [31:0] reg_data
16 //-----
17 );
18 //-----
19 reg [31:0] registers[0:31];
20 assign ReadData1 = registers[ReadAddr1];
21 assign ReadData2 = registers[ReadAddr2];
22 assign reg_data  = registers[addr];
23 integer i;
24 //-----
25 always@(posedge clk or posedge rst)
26     begin
27         if(rst) for (i = 0; i < 32; i = i + 1) begin registers[i][31:0] <= 32'd0;
28                 end
29         else if(RegWrite) begin registers[WriteAddr] <=
30             WriteData; end
31     end
32 //-----
33 endmodule
```

ALUInst参数设定(ALUInst.v)

算术逻辑运算参数设定

```
`` verilog
1  `define ALU_AND 4'b0000
2  `define ALU_OR  4'b0001
3  `define ALU_ADD 4'b0010
4  `define ALU_SUB 4'b0110
5  `define ALU_LT  4'b0111
6  `define ALU_NOR 4'b1100
7
8  `define ALU_XOR 4'b1000
9
10 `define FUNC_ADD 6'b100_000
11 `define FUNC_SUB 6'b100_010
12 `define FUNC_SLT 6'b101_010
13 `define FUNC_AND 6'b100_100
```



```

14 `define FUNC_OR      6'b100_101
15 `define FUNC_XOR     6'b100_110
16 `define FUNC_NOR     6'b100_111
17
18 `define FUNC_ADDI    6'b001_000
19 `define FUNC_SLTI    6'b001_010
20 `define FUNC_ANDI    6'b001_100
21 `define FUNC_ORI     6'b001_101
22 `define FUNC_XORI    6'b001_110

```

ALUControl模块设计 (ALUControl.v)

算术逻辑运算控制模块

```

`verilog
1  `include "ALUInst.v"
2  module ALUControl(
3      //-----
4      input      [1:0]  ALUOp,
5      input      [5:0]  Func,
6      output reg [3:0]  Ctrl
7      //-----
8  );
9      //-----
10     always@(*)
11     begin
12         case (ALUOp)
13             2'b00 :
14                 //-----
15                 begin
16                     Ctrl <= `ALU_ADD;
17                 end
18                 //-----
19             2'b01 :
20                 //-----
21                 begin
22                     Ctrl <= `ALU_SUB;
23                 end
24                 //-----
25             2'b10 :
26                 begin
27                     case (Func)
28
29                         `FUNC_ADD : Ctrl <= `ALU_ADD;
30                         `FUNC_SUB : Ctrl <= `ALU_SUB;
31                         `FUNC_SLT : Ctrl <= `ALU_LT;
32                         `FUNC_AND : Ctrl <= `ALU_AND;
33                         `FUNC_OR  : Ctrl <= `ALU_OR;
34                         `FUNC_XOR : Ctrl <= `ALU_XOR;
35                         `FUNC_NOR : Ctrl <= `ALU_NOR;
36
37                         `FUNC_ADDI : Ctrl <= `ALU_ADD;
38                         `FUNC_SLTI : Ctrl <= `ALU_LT;
39                         `FUNC_ANDI : Ctrl <= `ALU_AND;
40                         `FUNC_ORI  : Ctrl <= `ALU_OR;
41                         `FUNC_XORI : Ctrl <= `ALU_XOR;
42
43                     default : Ctrl <= 4'b1111;

```

```

44         endcase
45     end
46     //-----
47     default :    Ctrl <= 4'b1111;
48     //-----
49 endcase
50 end
51 //-----
52 endmodule

```

ALU模块设计 (ALU.v)

算术逻辑运算模块

```

`verilog
1  `include "ALUInst.v"
2
3  module ALU(
4      //-----
5      input      [31:0]  SourceA,
6      input      [31:0]  SourceB,
7      input      [3:0]   Ctrl,
8      output reg [31:0]  ALUOut,
9      output      Zero   //
10     //-----
11 );
12 //-----
13 assign Zero = (ALUOut == 0);
14 always@(*)
15     begin
16         case (Ctrl)
17             `ALU_AND   : ALUOut <= SourceA & SourceB;
18             `ALU_OR    : ALUOut <= SourceA | SourceB;
19             `ALU_ADD   : ALUOut <= SourceA + SourceB;
20             `ALU_SUB   : ALUOut <= SourceA - SourceB;
21             `ALU_LT    : ALUOut <= SourceA < SourceB;
22             `ALU_NOR   : ALUOut <= ~(SourceA | SourceB);
23             `ALU_XOR   : ALUOut <= SourceA ^ SourceB;
24             default    : ALUOut <= 32'b0;
25         endcase
26     end
27 //-----
28 endmodule

```

实验结果：

现场烧录检查：已通过

实现资源消耗与性能统计：

Utilization

Post-Synthesis | Post-Implementation

Graph | Table

Resource	Utilization	Available	Utilization %
LUT	1514	63400	2.39
LUTRAM	256	19000	1.35
FF	1227	126800	0.97
IO	107	210	50.95
BUFG	1	32	3.13

Power

Summary | On-Chip

Total On-Chip Power:

49.854 W (Junction temp exceeded!)

Junction Temperature:

125.0 °C

Thermal Margin:

-167.5 °C (-36.1 W)

Effective θJA:

4.6 °C/W

Power supplied to off-chip devices:

0 W

Confidence level:

Low

Implemented Power Report

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 49.854 W (Junction temp exceeded!)
Design Power Budget: Not Specified
Power Budget Margin: N/A
Junction Temperature: 125.0°C
Thermal Margin: -167.5°C (-36.1 W)
Effective θJA: 4.6°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low
[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power

98%

Dynamic: 49.064 W (98%)

23% Signals: 11.357 W (23%)
67% Logic: 4.966 W (10%)
I/O: 32.741 W (67%)

Device Static: 0.791 W (2%)

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): inf	Worst Hold Slack (WHS): inf	Worst Pulse Width Slack (WPWS): NA
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): NA
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: NA
Total Number of Endpoints: 5809	Total Number of Endpoints: 5809	Total Number of Endpoints: NA

There are no user specified timing constraints.

仿真测试结果:

仿真设计: (cpu_sim.v)

```
`` verilog
1 module cpu_sim();
2 /**
3 module mipsCPU(
4 //-----
5     input          origin_clk,
6     input          rst,
7 //-----
8     input          run,
9     input [7:0]    addr,
10    output reg [31:0] pc,
11    output reg [31:0] mem_data,
12    output reg [31:0] reg_data
13 //-----
14 );
15 **/
```

```

16 reg      clk, run, rst;
17 reg [7:0]  addr;
18 wire [31:0] mem_data;
19 wire [31:0] pc;
20 wire [31:0] reg_data;
21 mipsCPU cpu(
22     .origin_clk(clk),
23     .rst(rst),
24     .run(run),
25     .addr(addr),
26     .pc(pc),
27     .mem_data(mem_data),
28     .reg_data(reg_data)
29 );
30 initial clk = 1;
31 initial rst = 0;
32 initial addr = 8'd8;
33 initial run = 1'b1;
34 always
35     begin
36         #5 clk = ~clk;
37     end
38 initial
39     begin
40         #10 rst = 1;
41         #10 rst = 0;
42     end
43
44 endmodule

```

结果正确：



实验总结与感想：

1. 通过实验了解了多周期MIPS-CPU的设计实现，了解了多周期MIPS-CPU的简单应用。
2. 复习了Verilog语法，提高了编程实践能力。