计算机组成原理实验报告

实验题目:流木线 MIPS-CPU实验日期:2019年6月6日

• 姓名: 张劲暾

• 学号: PB16111485

• 成绩:

目录

```
计算机组成原理实验报告
   目录
   实验目的:
   实验设计简述与核心代码:
     CPU模块组成与数据通路设计
     DDU模块设计(DDU.v)
     DisplayUnit模块设计(DisplayUnit.v)
     mips_pipelineCPU模块设计 (mips pipelineCPU.v)
     IFSegReg模块设计(IFSegReg.v)
     IDSegReg 模块设计 (IDSegReg.v)
     Control 模块设计(Control.v)
     RegisterFile模块设计(RegisterFile.v)
     ALUInst参数设定(ALUInst.v)
     EXSegReg模块设计(EXSegReg.v)
     ALU模块设计(ALU. ∀)
     MEMSegReg模块设计 (MEMSegReg.v)
     WBSegReg模块设计(WBSegReg.v)
     HarzardUnit模块设计(HarzardUnit.v)
   实验结果:
     现场烧录检查: 已通过
      实现资源消耗与性能统计:
     仿真测试结果:
        应用设计: 斐波那契数列前20项的计算
        仿真设计: (cpu_sim.v)
        结果正确:
           波形图:
```

实验目的:


实验总结与感想:


- 1. 实现MIPS指令体系架构流水线CPU设计,实现流水线冲刷,气泡,旁路设计
- 2. 利用MIPS流水线CPU实现简单的计算机应用


data memory中的计算结果:

实验设计简述与核心代码:

CPU模块组成与数据通路设计







MIPS 流水线的每个流水段的操作(示意,不要求)

流水段	任何指令类型				
IF	<pre>IF/ID. IR ← Mem[PC]; IF/ID. NPC ← PC+4; PC ← (if PCSrc {EX/MEM. NPC' } else {PC+4});</pre>				
ID	ID/EX. A \leftarrow Regs[IF/ID. IR ₂₅₂₁]; ID/EX. B \leftarrow Regs[IF/ID. IR ₂₀₁₆]; ID/EX. NPC \leftarrow IF/ID. NPC; ID/EX. IR \leftarrow IF/ID. IR; ID/EX. Imm \leftarrow (IF/ID. IR ₁₅) 16 ##IR ₁₅₀ ;				
	ALU 指令(R类/I类)	Load/Store 指令	分支指令		
EX	EX/MEM. IR ← ID/EX. IR; EX/MEM. ALUOut ← ID/EX. A op ID/EX. B; 或 EX/MEM. ALUOut ← ID/EX. A op ID/EX. Imm; EX/MEM. cond ← 0;	EX/MEM. IR ← ID/EX. IR; EX/MEM. B ← ID/EX. B; EX/MEM. ALUOutput ← ID/EX. A + ID/EX. Imm; EX/MEM. cond ← 0;	EX/MEM. NPC' ← ID/EX. NPC+ID/EX. Imm<< 2; EX/MEM. cond ← (ID/EX. A == ID/EX. B);		

MIPS 流水线的每个流水段的操作(续)

流水段	任何指令类型				
	ALU 指令	Load/Store 指令	分支指令		
MEM	MEM/WB. IR ←EX/MEM. IR; MEM/WB. ALUOut ← EX/MEM. ALUOut;	MEM/WB. IR ← EX/MEM. IR; MEM/WB. MDR ← Mem[EX/MEM. ALUOut]; 或 Mem[EX/MEM. ALUOut] ← EX/MEM. B;	PCSrc ← EX/MEM. cond & EX/MEM. Branch;		
WB	Regs[MEM/WB. IR ₁₅₁₁] ← MEM/WB. ALUOut; (R) 或 Regs[MEM/WB. IR ₂₀₁₆] ← MEM/WB. ALUOut; (I)	Regs[MEM/WB.IR ₂₀₁₆] ← MEM/WB.MDR;			

```
∨ □ Design Sources (4)

   v 🗀 Verilog (1)
         ALUInst.v

✓ ● ... DDU (DDU.v) (2)

√ ● cpu : mips_pipelineCPU (mips_pipelineCPU.v) (9)
             IFSegReg_1 : IFSegReg (IFSegReg.v)

∨ ■ IDSegReg_1 : IDSegReg (IDSegReg.v) (1)

              > 🖓 🔳 instruction_memory : dist_mem_gen_0 (dist_mem_gen_0.xci)
             RegisterFile_1 : RegisterFile (RegisterFile.v)
             Control_1 : Control (Control.v)
             EXSegReg_1 : EXSegReg (EXSegReg.v)
             ALU_1 : ALU (ALU.v)
             MEMSegReg_1 : MEMSegReg (MEMSegReg.v)

∨ ● WBSegReg_1 : WBSegReg (WBSegReg.v) (1)

              > 🖓 🔳 data_memory : dist_mem_gen_0 (dist_mem_gen_0.xci)
             HarzardUnit_1 : HarzardUnit (HarzardUnit.v)
```

DDU模块设计(DDU.v)

显示与调试控制模块,与Lab5中设计相同,不再赘述。

dpu : DisplayUnit (DisplayUnit.v)

DisplayUnit模块设计(DisplayUnit.v)

将CPU的输出值显示在数码管的译码模块,与Lab5中设计相同,不再赘述。

mips pipelineCPU模块设计(mips pipelineCPU.v)

CPU顶层模块

```
··· verilog
  1 `timescale 1ns / 1ps
  2 module mips_pipelineCPU (
        input
                      origin_clk,
        input
                       rst,
       input
       input [7:0] addr,
       output [31:0] pc,
       output [31:0] mem data,
        output [31:0] reg_data
  15 wire clk;
  16 assign clk = origin clk & run;
  18 wire
               StallF;
               StallE;
               StallM;
               StallW;
 22 wire
            FlushF;
 24 wire
              FlushD;
  25 wire
              FlushE;
              FlushM;
               FlushW;
  28 wire
            RegDstD;
  31 wire
              RegDstE;
  32 wire
              RegWriteD;
               RegWriteE;
               RegWriteM;
               RegWriteW;
               ALUSrcAD;
               ALUSrcAE;
              MemReadD;
  39 wire
              MemReadE;
              MemWriteD;
              MemWriteE;
              MemWriteM;
  42 wire
              MemtoRegD;
              MemtoRegE;
              MemtoRegM;
  46 wire
              MemtoRegW;
               JumpD;
               Zero;
 50 reg
            BranchE;
```

```
53 reg [31:0] PC In;
54 wire [31:0] PCF;
55 wire [31:0] PCD;
56 wire [31:0] PCE;
   wire [31:0] PCM;
58 wire [31:0] Instr;
59 wire [31:0] InstrE;
60 wire [31:0] InstrM;
61 wire [31:0] ImmD;
62 wire [31:0] ImmE;
63 wire [31:0] RF RD1;
64 wire [31:0] RF RD2;
65 wire [31:0] RegWriteDataW;
66 wire [31:0] RegDataAE;
67 wire [31:0] RegDataBE;
68 wire [31:0] ForwardDataA;
69 wire [31:0] ForwardDataB;
70 wire [31:0] StoreDataM;
71 wire [31:0] ALUOutE;
    wire [31:0] ALUOutM;
73 wire [31:0] ResultW;
74 wire [31:0] OperandA;
75 wire [31:0] OperandB;
76 wire [31:0] ReadDataW;
80 wire [4:0] RegSourceAD;
81 wire [4:0] RegSourceBD;
82 wire [4:0] RegSourceAE;
83 wire [4:0] RegSourceBE;
84 wire [4:0] RegDestinationE;
85 wire [4:0] RegDestinationM;
    wire [4:0] RegDestinationW;
88 wire [1:0] RegReadD;
89 wire [1:0] RegReadE;
90 wire [1:0] ForwardAE;
91 wire [1:0] ForwardBE;
92 wire [1:0] ALUSrcBD;
   wire [1:0] ALUSrcBE;
    wire [3:0] ALUCtrlD;
95 wire [3:0] ALUCtrlE;
97 wire [31:0] BrNPC;
98 wire [31:0] JumpNPC;
    assign pc
                           = PCF;
102 assign ImmD
103 assign JumpNPC
                          = { PCD[31:28], Instr[25:0], 2'b00 };
104 assign BrNPC
                          = PCE + 4 + ImmE * 4;
105 assign RegWriteDataW = MemtoRegW
                                         ? ReadDataW
                                                        : ResultW;
106 assign OperandA
                                         ? ForwardDataA : PCE;
                          = ALUSTCAE
107 assign OperandB
                          = ALUSrcBE[1] ? ImmE
                                                          : ForwardDataB;
108 assign ForwardDataA
                          = ForwardAE[1] ? ALUOutM
                                          ( ForwardAE[0] ? RegWriteDataW : RegDataAE);
110 assign ForwardDataB
                          = ForwardBE[1] ? ALUOutM
```

```
111
                                          ( ForwardBE[0] ? RegWriteDataW : RegDataBE);
112 assign RegDestinationE = RegDstE
                                          ? InstrE[15:11] : InstrE[20:16];
114 parameter OP BEQ = 6'b000 100;
115 parameter OP BNE
                         = 6'b000 101;
117 always @(*) begin
            ( InstrE[31:26] == OP BEQ ) begin
           BranchE = ( OperandA == OperandB );
        end else if ( InstrE[31:26] == OP BNE ) begin
         BranchE = ( OperandA != OperandB );
        end else begin
        BranchE = 1'b0;
        end
125 end
127 always @(*) begin
        end else */if (BranchE) begin
          PC In = BrNPC;
        end else if (JumpD) begin
        PC_In = JumpNPC;
        end else begin
        end
137 end
    IFSegReg IFSegReg 1 (
       .rst(rst),
       .en(~StallF), /* input
        .PC_In(PC_In), /* input [31:0] PC In,
   IDSegReg IDSegReg_1 (
     .clk(clk), /* input
.rst(rst), /* input
        .clear(FlushD), /* input
        .Address(PCF), /* input
        .PCD (PCD) /* output reg [31:0] PCD
158 RegisterFile RegisterFile_1 (
        .rst(rst),
        .RegWrite(RegWriteW),
        .ReadAddr1(Instr[25:21]), /* input
        .ReadData1(RF RD1),
       .ReadAddr2(Instr[20:16]),
        .ReadData2(RF RD2),
        .WriteAddr (RegDestinationW) , /* input
        .WriteData(RegWriteDataW), /* input
       .addr(addr[4:0]),
        .reg_data(reg_data)
```

```
Control Control 1 (
    .clk(clk),
    .rst(rst),
    .Op(Instr[31:26]),
    .Func(Instr[5:0]),
    .RegDstD(RegDstD),
    .RegWriteD(RegWriteD),
    .ALUSrcAD (ALUSrcAD) ,
    .ALUSrcBD (ALUSrcBD) ,
    .ALUCtrlD (ALUCtrlD) ,
    .MemReadD (MemReadD) ,
    .MemWriteD (MemWriteD) ,
    .MemtoRegD (MemtoRegD) ,
    .JumpD (JumpD),
    .RegReadD (RegReadD)
EXSegReg EXSegReg_1 (
    .clk(clk),
    .en(~StallE),
    .clear(FlushE),
    .PCD (PCD),
    .PCE (PCE),
    .ImmD (ImmD),
    . ImmE (ImmE),
    .InstrD(Instr),
    .InstrE(InstrE),
    .RegDataAD(RF RD1),
    .RegDataAE (RegDataAE) ,
    .RegDataBD(RF_RD2),
    .RegDataBE(RegDataBE), /* output
    .RegDstD(RegDstD),
    .RegDstE(RegDstE),
    .RegWriteD (RegWriteD) ,
    .RegWriteE(RegWriteE), /* output
    .ALUSrcAD (ALUSrcAD) ,
    .ALUSrcAE (ALUSrcAE) ,
    .ALUSrcBD (ALUSrcBD) ,
    .ALUSTOBE (ALUSTOBE) ,
    .MemReadD (MemReadD) ,
    .MemReadE (MemReadE) ,
    .MemWriteD (MemWriteD),
    .MemWriteE (MemWriteE),
    .MemtoRegD (MemtoRegD) ,
    .MemtoRegE (MemtoRegE) , /* output reg
    .ALUCtrlD (ALUCtrlD) ,
    .ALUCtrlE (ALUCtrlE) ,
    .RegReadD (RegReadD) ,
    .RegReadE (RegReadE)
ALU ALU 1 (
    .SourceA(OperandA), /* input
    .SourceB(OperandB), /* input
    .Ctrl(ALUCtrlE),
    .ALUOut (ALUOutE) ,
    .Zero(Zero)
```

```
231
    MEMSegReg MEMSegReg 1 (
         .clk(clk),
         .en(~StallM),
         .clear(FlushM),
         .PCE (PCE),
         .PCM(PCM),
         .ForwardDataB(ForwardDataB),
         .StoreDataM(StoreDataM),
         .ALUOutE (ALUOutE) ,
         .ALUOutM (ALUOutM) ,
         .InstrE(InstrE),
         .InstrM(InstrM),
         .RegWriteE(RegWriteE),
         .RegWriteM(RegWriteM),
         .MemtoRegE (MemtoRegE) ,
         .MemtoRegM (MemtoRegM) ,
         .MemWriteE (MemWriteE) ,
         .MemWriteM (MemWriteM),
         .ReqDestinationE(RegDestinationE),
         .RegDestinationM(RegDestinationM)
    WBSegReg WBSegReg_1 (
         .clk(clk),
         .en(~StallW),
         .clear(FlushW),
         .Address (ALUOutM) ,
         .WriteData(StoreDataM),
         .WriteEn (MemWriteM),
         .ReadData(ReadDataW),
         .addr(addr),
         .mem data(mem data),
         .ResultM(ALUOutM),
         .ResultW(ResultW),
         .RegDestinationM(RegDestinationM),
         .RegDestinationW(RegDestinationW),
         .RegWriteM(RegWriteM),
         .RegWriteW(RegWriteW),
         .MemtoRegM (MemtoRegM) ,
         .MemtoRegW (MemtoRegW)
    HarzardUnit HarzardUnit 1 (
         .rst(rst),
         .BranchE (BranchE),
         .JumpD (JumpD),
         .RegSourceAD(Instr[25:21]),
         .RegSourceBD(Instr[20:16]),
         .RegSourceAE(InstrE[25:21]),
         .RegSourceBE(InstrE[20:16]),
         .RegDestinationE(RegDestinationE),
         .RegDestinationM(RegDestinationM),
         .RegDestinationW(RegDestinationW),
         .RegReadE (RegReadE) ,
         .MemtoRegE (MemtoRegE),
         .RegWriteM(RegWriteM),
         .RegWriteW(RegWriteW),
         .StallF(StallF),
         .StallD(StallD),
```

IFSegReg模块设计(IFSegReg.v)

IF段寄存器

```
··· verilog
 1 `timescale 1ns / 1ps
 2 module IFSegReg (
       input
       input
                           rst,
       input
       input [31:0]
                         PC_In,
        output reg [31:0] PC
    always @(posedge clk or posedge rst) begin
       if (rst) begin
      end else begin
           if (en) begin
               PC <= PC In;
            end else begin
              PC <= PC;
            end
 23 end
(25 endmodule
```

IDSegReg模块设计(IDSegReg.v)

ID段寄存器

```
[31:0] Address,
         input
         input
                     [31:0] PCF,
         output reg [31:0] Inst,
         output reg [31:0] PCD
                    stallOrClear;
    req
             [31:0] stallOrClearData;
    reg
    wire
             [31:0] InstRaw;
     always @(posedge clk) begin
         Inst <= stallOrClear ? stallOrClearData : InstRaw;</pre>
    end
     always @(posedge clk or posedge rst) begin
        if (rst) begin
            stallOrClear
                                <= 1'b0;
             stallOrClearData
                               <= 32'b0;
        end else begin
             if (~en) begin
                stallOrClear
                                    <= 1'b1;
                                    <= Inst;
             end else if (clear) begin
                stallOrClear
                                    <= 1'b1;
                 stallOrClearData
                                    <= 32'b0;
             end else begin
                 stallOrClear
                                     <= 1'b0;
                 stallOrClearData
                                    <= 32'b0;
             end
         end
     always @(posedge clk or posedge rst) begin
        if (rst) begin
            PCD <= 32'b0;
         end else begin
            PCD <= clear ? 32'b0 : PCF;</pre>
         end
 48 end
    dist_mem_gen_0 instruction memory (
     .a(Address[9:2]), // input wire [7 : 0] a
     .dpra(8'b0),
      .clk(clk),
       .we(1'b0),
       .spo(InstRaw),
       .dpo(dpo)
59 endmodule
```

Control模块设计(Control.v)

逻辑电路、生成ID段指令对应的各种控制信号

```
``` verilog
```

```
`timescale 1ns / 1ps
 2 module Control (
 input
 input
 rst,
 [5:0] Op,
 input
 input
 RegDstD,
 output
 RegWriteD,
 output
 output
 ALUSrcAD,
 [1:0] ALUSTCBD,
 output
 output reg [3:0] ALUCtrlD,
 MemReadD,
 output
 output
 MemWriteD,
 MemtoRegD,
 output
 output
 JumpD,
 output reg [1:0] RegReadD
22 parameter OP_J = 6'b000_010;
23 parameter OP_R_TYPE = 6'b000 000;
25 parameter OP ADDI
 = 6'b001 000;
26 parameter OP_SLTI = 6'b001_010;
27 parameter OP ANDI
28 parameter OP_ORI = 6'b001_101;
29 parameter OP_XORI = 6'b001_110;
31 parameter OP BEQ
 = 6'b000 100;
32 parameter OP BNE
 = 6'b000 101;
33 parameter OP LW
 = 6'b100 011;
34 parameter OP SW
 = 6'b101 011;
36 assign RegDstD = (Op == OP R TYPE);
37 assign RegWriteD = (Op == OP_R_TYPE) | (Op[5:3] == 3'b001) | (Op == OP_LW);
 = (Op == OP R TYPE) ? 2'b00 : 2'b10;
39 assign ALUSrcBD
40 assign MemtoRegD = (Op == OP LW
40 assign MemReadD = (Op == OP_LW
41 assign MemWriteD = (Op == OP_SW
42 assign JumpD = (Op == OP_J
45 always @(*) begin
 RegReadD[0] <=</pre>
 (Op == OP R TYPE)
 || (Op == OP_LW
 || (Op == OP_BEQ
 | | (Op == OP_BNE)
 || (Op == OP SW
 RegReadD[1] <=</pre>
 (Op == OP R TYPE)
 || (Op == OP BEQ
 || (Op == OP BNE
 || (Op == OP_SW);
 end
59 always @ (*) begin
```

```
if (Op == OP BEQ || Op == OP BNE) begin
 ALUCtrlD = `ALU SUB;
 end else if (Op == OP LW || Op == OP SW) begin
 ALUCtrlD = `ALU ADD;
 end else if (Op == OP R TYPE) begin
 case (Func)
 `FUNC ADD : ALUCtrlD = `ALU ADD;
 `FUNC_SUB : ALUCtrlD = `ALU_SUB;
 `FUNC_SLT : ALUCtrlD = `ALU_LT;
 `FUNC_AND : ALUCtrlD = `ALU_AND;
 `FUNC OR : ALUCtrlD = `ALU OR;
 `FUNC XOR : ALUCtrlD = `ALU XOR;
 `FUNC_NOR : ALUCtrlD = `ALU NOR;
 default : ALUCtrlD = 4'b1111;
 endcase
 end else if (Op[5:3] == 3'b001) begin
 case (Op)
 `FUNC ADDI : ALUCtrlD = `ALU ADD;
 `FUNC SLTI : ALUCtrlD = `ALU LT;
 `FUNC ANDI : ALUCtrlD = `ALU AND;
 `FUNC_ORI : ALUCtrlD = `ALU_OR;
 `FUNC_XORI : ALUCtrlD = `ALU_XOR;
 default
 endcase
 end else begin
 ALUCtrlD = 4'b1111;
 end
87 end
(90 endmodule
```

### ### RegisterFile模块设计(RegisterFile.v)

#### 寄存器文件

```
··· verilog
 1 `timescale 1ns / 1ps
 2 module RegisterFile (
 input
 input
 input
input
 RegWrite,
[4:0] ReadAddr1,
[31:0] ReadData1,
[4:0] ReadAddr2,
[31:0] ReadData2,
 RegWrite,
 output
input
 output
 input
 [4:0] WriteAddr,
 input
 [31:0] WriteData,
 Input [4:0] addr, output [31:0]
 input
 [31:0] reg_data
 20 reg [31:0] registers[0:31];
 21 assign ReadData1 = registers[ReadAddr1];
```

#### ### ALUInst参数设定 (ALUInst.v)

#### 算数逻辑运算参数设定

```
··· verilog
 1 `define ALU AND 4'b0000
 2 `define ALU OR 4'b0001
 3 `define ALU ADD 4'b0010
 4 `define ALU SUB 4'b0110
 `define ALU LT 4'b0111
 `define ALU_NOR 4'b1100
 8 `define ALU_XOR 4'b1000
 10 `define FUNC ADD 6'b100 000
 11 `define FUNC SUB 6'b100 010
 12 `define FUNC SLT 6'b101 010
 `define FUNC_AND
 6'b100_
6'b100_101
3'b100_110
 6'b100_100
 `define FUNC_OR
 15 `define FUNC_XOR 6'b100_110
 16 `define FUNC_NOR 6'b100_111
 18 `define FUNC ADDI 6'b001 000
 19 `define FUNC SLTI 6'b001 010
 `define FUNC_ANDI
 `define FUNC ORI
\ 22 `define FUNC_XORI 6'b001_110
```

### ### EXSegReg模块设计(EXSegReg.v)

#### EXE段寄存器

```
11
 output reg [31:0] ImmE,
 input
 [31:0] InstrD,
 output reg [31:0] InstrE,
 input
 [31:0] RegDataAD,
 output reg [31:0] RegDataAE,
 [31:0] RegDataBD,
 input
 output reg [31:0] RegDataBE,
 input
 ReqDstD,
 RegDstE,
 output reg
 input
 RegWriteD,
 output reg
 RegWriteE,
 ALUSrcAD,
 input
 output reg
 ALUSTCAE,
 ALUSTCBD,
 input
 output reg [1:0]
 ALUSTCBE,
 input
 MemReadD,
 output reg
 MemReadE,
 input
 MemWriteD,
 MemWriteE,
 output reg
 input
 MemtoRegD,
 output reg
 MemtoRegE,
 ALUCtrlD,
 input
 output reg [3:0]
 ALUCtrlE,
 input
 RegReadD,
 output reg [1:0]
 RegReadE
 always @(posedge clk) begin
 if (en) begin
 if (clear) begin
 PCE
 <= 32'b0;
 <= 32'b0;
 <= 32'b0;
 InstrE
 RegDataAE <= 32'b0;
 RegDataBE
 <= 32'b0;
 <= 1'b0;
 RegDstE
 RegWriteE <= 1'b0;</pre>
 ALUSrcAE
 <= 1'b0;
 ALUSTCBE
 <= 2'b00;
 <= 1'b0;
 MemReadE
 MemWriteE <= 1'b0;</pre>
 <= 1'b0;
 MemtoRegE
 ALUCtrlE
 <= 2'b00;
 RegReadE
 end else begin
 PCE
 <= PCD;
 <= ImmD;
 ImmE
 InstrE
 <= InstrD;
 RegDataAE
 <= RegDataAD;</pre>
 RegDataBE
 <= RegDataBD;
 RegDstE
 <= RegDstD;
 RegWriteE <= RegWriteD;</pre>
 <= ALUSrcAD;
 ALUSTCAE
 ALUSTCBE
 <= ALUSrcBD;
 <= MemReadD;
 MemReadE
 <= MemWriteD;
 MemWriteE
 MemtoRegE <= MemtoRegD;</pre>
```

```
71 ALUCtrlE <= ALUCtrlD;
72 RegReadE <= RegReadD;
73 end
74 end
75 end
76 endmodule
...77
```

### ### ALU模块设计 (ALU.v)

#### 算术逻辑运算模块

```
··· verilog
 1 `timescale 1ns / 1ps
 2 `include "ALUInst.v"
 3 module ALU (
 [31:0] SourceA,
 input
 input [31:0] SourceB,
input [3:0] Ctrl,
 output reg [31:0] ALUOut,
 output
 Zero //
 13 assign Zero = (ALUOut == 0);
 14 always@(*)
 begin
 case (Ctrl)
 `ALU AND : ALUOut <= SourceA & SourceB;
 `ALU_OR : ALUOut <= SourceA | SourceB;
`ALU_ADD : ALUOut <= SourceA + SourceB;
 `ALU_SUB : ALUOut <= SourceA - SourceB;
 `ALU_LT : ALUOut <= SourceA < SourceB;
 `ALU_NOR : ALUOut <= ~(SourceA | SourceB);
 `ALU_XOR : ALUOut <= SourceA ^ SourceB;
 default
 : ALUOut <= 32'b0;
 endcase
 end
(28 endmodule
```

### ### MEMSegReg模块设计 (MEMSegReg.v)

MEM段寄存器

```
output reg [31:0] StoreDataM,
 input
 output reg [31:0] ALUOutM,
 input [31:0] InstrE,
 output reg [31:0] InstrM,
 input
 RegWriteE,
 output reg
 RegWriteM,
 MemtoRegE,
 input
 output reg
 MemtoRegM,
 input
 MemWriteE,
 output reg
 MemWriteM,
 input [4:0] RegDestinationE,
 output reg [4:0] RegDestinationM
always @(posedge clk) begin
 if (en) begin
 if (clear) begin
 PCM
 <= 32'b0;
 <= 32'b0;
 ALUOutM
 StoreDataM
 <= 32'b0;
 InstrM
 <= 32'b0;
 RegWriteM
 <= 1'b0;
 <= 1'b0;
 MemtoRegM
 MemWriteM
 <= 1'b0;
 RegDestinationM <= 1'b0;</pre>
 end else begin
 PCM
 <= PCE;
 <= ALUOutE;
 ALUOutM
 <= ForwardDataB;</pre>
 StoreDataM
 InstrM
 <= InstrE;
 RegWriteM
 <= RegWriteE;
 MemtoRegM
 <= MemtoRegE;</pre>
 MemWriteM
 <= MemWriteE;
 RegDestinationM <= RegDestinationE;</pre>
 end
 end
end
endmodule
```

### ### WBSegReg模块设计(WBSegReg.v)

#### WB段寄存器

```
[7:0]
 addr,
 input
 output
 [31:0] mem_data,
 input
 [31:0] ResultM,
 output reg [31:0] ResultW,
 [4:0] RegDestinationM,
 input
 output reg [4:0] RegDestinationW,
 RegWriteM,
 input
 output reg
 RegWriteW,
 MemtoRegM,
 input
 MemtoRegW
 output reg
 always @(posedge clk) begin
 if (en) begin
 if (clear) begin
 RegWriteW
 MemtoRegW
 <= 1'b0;
 RegDestinationW <= 5'b0;</pre>
 <= 32'b0;
 ResultW
 end else begin
 RegWriteW
 <= RegWriteM;
 MemtoRegW
 <= MemtoRegM;
 RegDestinationW <= RegDestinationM;</pre>
 ResultW <= ResultM;</pre>
 end
 end
 39 end
 wire [31:0] ReadData Raw;
 42 dist_mem_gen_0 data_memory (
 .a(Address[9:2]), // input wire [7 : 0] a
 .d(WriteData),
 .dpra(addr),
 .clk(clk),
 .we(WriteEn),
 .spo(ReadData),
 .dpo(mem_data)
 52 reg
 stall buf;
 53 reg
 clear_buf;
 reg [31:0] ReadData_Old;
 always @ (posedge clk) begin
 stall buf
 <= ~en;
 clear buf
 <= clear;
 ReadData Old
 <= ReadData Raw;</pre>
 59 end
 assign ReadData = stall_buf ? ReadData_Old :
 (clear_buf ? 32'b0 : ReadData_Raw);
(64 endmodule
```

### ### HarzardUnit模块设计(HarzardUnit.v)

```
··· verilog
 1 `timescale 1ns / 1ps
 2 module HarzardUnit (
 input
 rst,
 input
 BranchE,
 input
 JumpD,
 input
 [4:0] RegSourceAD,
 [4:0] RegSourceBD,
 input
 [4:0] RegSourceAE,
 input
 input
 [4:0] RegSourceBE,
 [4:0] RegDestinationE,
 input
 [4:0] RegDestinationM,
 input
 [4:0] RegDestinationW,
 input
 [1:0] RegReadE, // 两个源寄存器的使用情况
 input
 MemtoRegE,
 input
 input
 RegWriteM,
 RegWriteW,
 input
 output reg
 StallF,
 output reg
 StallD,
 output reg
 StallE,
 output reg
 StallM.
 output reg
 StallW,
 output reg
 FlushF,
 output reg
 FlushD.
 FlushE,
 output reg
 output reg
 FlushM,
 output req
 FlushW,
 output reg [1:0] ForwardAE,
 output reg [1:0] ForwardBE
 always @(*) begin
 if (rst) begin
 StallF <= 1'b0; FlushF <= 1'b1;</pre>
 StallD <= 1'b0; FlushD <= 1'b1;
 StallE <= 1'b0; FlushE <= 1'b1;</pre>
 StallM <= 1'b0; FlushM <= 1'b1;
 StallW <= 1'b0; FlushW <= 1'b1;</pre>
 end else if (MemtoRegE &&
 RegDestinationE != 5'b0 &&
 (RegDestinationE == RegSourceAD
 || RegDestinationE == RegSourceBD)
) begin
 StallF <= 1'b1; FlushF <= 1'b0;</pre>
 StallD <= 1'b1; FlushD <= 1'b0;
 StallE <= 1'b0; FlushE <= 1'b0;
 StallM <= 1'b0; FlushM <= 1'b0;
 StallW <= 1'b0; FlushW <= 1'b0;
 end else if (BranchE) begin
 StallF <= 1'b0; FlushF <= 1'b0;
 StallD <= 1'b0; FlushD <= 1'b1;
 StallE <= 1'b0; FlushE <= 1'b1;
 StallM <= 1'b0; FlushM <= 1'b0;
 StallW <= 1'b0; FlushW <= 1'b0;
 end else if (JumpD) begin
 StallF <= 1'b0; FlushF <= 1'b0;
```

```
StallD <= 1'b0; FlushD <= 1'b1;
 StallE <= 1'b0; FlushE <= 1'b0;</pre>
 StallM <= 1'b0; FlushM <= 1'b0;
 StallW <= 1'b0; FlushW <= 1'b0;
 end begin
 StallF <= 1'b0; FlushF <= 1'b0;
 StallD <= 1'b0; FlushD <= 1'b0;
 StallE <= 1'b0; FlushE <= 1'b0;
 StallM <= 1'b0; FlushM <= 1'b0;
 StallW <= 1'b0; FlushW <= 1'b0;</pre>
 end
 end
 always @(*) begin
 (RegReadE[0]
 && RegWriteM
 && RegDestinationM != 5'b0
 && RegDestinationM == RegSourceAE
) begin
 ForwardAE <= 2'b10;</pre>
 end else if (RegReadE[0]
 && RegWriteW
 && RegDestinationW != 5'b0
 && RegDestinationW == RegSourceAE
 ForwardAE <= 2'b01;</pre>
 end else begin
 ForwardAE <= 2'b00;</pre>
 end
 end
 always @(*) begin
 (RegReadE[1]
 && RegWriteM
 && RegDestinationM != 5'b0
 && RegDestinationM == RegSourceBE
) begin
 ForwardBE <= 2'b10;</pre>
 end else if (RegReadE[1]
 && RegWriteW
 && RegDestinationW != 5'b0
 && RegDestinationW == RegSourceBE
) begin
 ForwardBE <= 2'b01;</pre>
 end else begin
 ForwardBE <= 2'b00;</pre>
 end
106 end
 endmodule
```

### ## 实验结果:

### 现场烧录检查: 已通过

### 实现资源消耗与性能统计:

Utilization		Post-Synthesis	Post-Implementation
			Graph   Table
Resource	Utilization	Available	Utilization %
LUT	1804	63400	2.85
LUTRAM	513	19000	2.70
FF	1369	126800	1.08
Ю	107	210	50.95
BUFG	1	32	3.13

#### Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 17.196 W (Junction temp exceeded!)

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 103.5°C

Thermal Margin: -18.5°C (-3.8 W)


Effective  $\vartheta JA$ : 4.6°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



#### **Design Timing Summary**

Setup	Hold		Pulse Width	
Worst Negative Slack (WNS): inf	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS):	NA
Total Negative Slack (TNS): 0.000	ns Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	NA
Number of Failing Endpoints: 0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	NA
Total Number of Endpoints: 7671	Total Number of Endpoints:	7671	Total Number of Endpoints:	NA

There are no user specified timing constraints.

### ### 仿真测试结果:

### #### 应用设计: 斐波那契数列前20项的计算


### #### 仿真设计: (cpu sim.v)

```
··· verilog
 1 module cpu_sim();
 16 reg
 clk, run, rst;
 17 reg [7:0] addr;
 18 wire [31:0] mem data;
 19 wire [31:0] pc;
 20 wire [31:0] reg_data;
 21 mips_pipelineCPU cpu(
 .addr(addr),
 .pc(pc),
 .mem_data(mem_data),
 .reg data(reg data)
 30 initial clk = 1;
 32 initial addr = 8'd8;
 33 initial run = 1'b1;
 34 always
 begin
 #5 clk = \sim clk;
 end
 38 initial
 39 begin
 #10 rst = 1;
 #5 rst = 0;
 end
(44 endmodule
```

### #### 结果正确:

#### ##### 波形图:

流水线启动现场:



### ##### data memory中的计算结果:

> 😼 [19][31:0]	6765
> 😽 [18][31:0]	4181
> 😽 [17][31:0]	2584
> 😼 [16][31:0]	1597
> 😽 [15][31:0]	987
> 😼 [14][31:0]	610
> 😻 [13][31:0]	377
> 😼 [12][31:0]	233
> 😼 [11][31:0]	144
> 😼 [10][31:0]	89
> 😼 [9][31:0]	55
> 😼 [8][31:0]	34
> 😼 [7][31:0]	21
> 😼 [6][31:0]	13
> 😼 [5][31:0]	8
> 😼 [4][31:0]	5
> 😼 [3][31:0]	3
> 😼 [2][31:0]	2
> 😼 [1][31:0]	1
> 😼 [0][31:0]	1

## ## 实验总结与感想:

1. 通过实验了解了流水线MIPS-CPU的设计实现,了解了流水线MIPS-CPU的简单应用。

2. 复习了Verilog语法,提高了编程实践能力。