

计算机组成原理实验报告

- 实验题目：寄存器堆与计数器
 - 实验日期：2019年4月11日
 - 姓名：张劲曦
 - 学号：PB16111485
 - 成绩：
-

实验目的：

1. 寄存器堆(Register File)
 - ra0, rd0, ra1, rd1: 2个异步读端口
 - wa, wd, we: 1个同步写端口
2. 计数器 (Counter)
 - ce: 计数使能, 1: $q=q+1$
 - pe: 同步装数使能, 1: $q=d$
 - rst: 异步清零, 1: $q=0$
3. 最大长度为8的FIFO循环队列：用寄存器堆和适当逻辑实现
 - en_out, en_in: 出/入队列使能，一次有效仅允许操作一项数据
 - out, in: 出/入队列数据
 - full, empty: 队列空/满，空/满时忽略出/入队操作
 - display: 8个数码管的控制信号，显示队列状态

实验设计简述与核心代码：

计数器设计(Counter.v)

```
`` verilog
1
2 module Counter(
3     input ce,
4     input pe,
5     input rst,
6     input clk,
7     input [23:0] d,
8     output reg [23:0] q
9 );
10 always @(posedge clk or posedge rst)
11     begin
12         if(rst)        q <= 24'b0;
13         else if (pe)    q <= d;
14         else if (ce)    q <= q + 24'd1;
15         else            q <= q;
16     end
17 endmodule
```

数码管控制单元设计(DisplayUnit.v)

```
`` verilog
1  module DisplayUnit(
2      input validFlag,
3      input [3:0] number,
4      input [2:0] position,
5      input headdot,
6      output reg [7:0] sel,
7      output reg [7:0] seg
8  );
9  always @ (*)
10     begin
11         seg[7] = ~headdot;
12         if(~validFlag)
13             seg[6:0] = 7'b1111_111;
14         else
15             begin
16                 case(number)
17                     //          gfed_cba
18                     4'b0000: seg[6:0] = 7'b1000_000;
19                     //          gfed_cba
20                     4'b0001: seg[6:0] = 7'b1111_001;
21                     //          gfed_cba
22                     4'b0010: seg[6:0] = 7'b0100_100;
23                     //          gfed_cba
24                     4'b0011: seg[6:0] = 7'b0110_000;
25                     //          gfed_cba
26                     4'b0100: seg[6:0] = 7'b0011_001;
27                     //          gfed_cba
28                     4'b0101: seg[6:0] = 7'b0010_010;
29                     //          gfed_cba
30                     4'b0110: seg[6:0] = 7'b0000_010;
31                     //          gfed_cba
32                     4'b0111: seg[6:0] = 7'b1111_000;
33                     //          gfed_cba
34                     4'b1000: seg[6:0] = 7'b0000_000;
35                     //          gfed_cba
36                     4'b1001: seg[6:0] = 7'b0010_000;
37                     //          gfed_cba
38                     4'b1010: seg[6:0] = 7'b0001_000;
39                     //          gfed_cba
40                     4'b1011: seg[6:0] = 7'b0000_011;
41                     //          gfed_cba
42                     4'b1100: seg[6:0] = 7'b1000_110;
43                     //          gfed_cba
44                     4'b1101: seg[6:0] = 7'b0100_001;
45                     //          gfed_cba
46                     4'b1110: seg[6:0] = 7'b0000_110;
47                     //          gfed_cba
48                     4'b1111: seg[6:0] = 7'b0001_110;
49                 endcase
50             end
51
52         case(position)
53             3'b000: sel = 8'b1111_1110;
54             3'b001: sel = 8'b1111_1101;
55             3'b010: sel = 8'b1111_1011;
56             3'b011: sel = 8'b1111_0111;
```

```

57         3'b100: sel = 8'b1110_1111;
58         3'b101: sel = 8'b1101_1111;
59         3'b110: sel = 8'b1011_1111;
60         3'b111: sel = 8'b0111_1111;
61     endcase
62 end
63 endmodule
64

```

FIFO循环队列单元设计(FIFO_CircleQueue.v)

```

`verilog
1  module FIFO_CircleQueue(
2      input clk,
3      input rst,
4      input en_in,
5      input en_out,
6      input [3:0] in,
7      output full,
8      output empty,
9      output [3:0] out,
10     output [15:0] display
11 );
12 //=====
13 reg [3:0] tail;
14 reg [3:0] head;
15 reg [7:0] valid;
16 //=====
17 RegisterFile rf(
18     .clk( clk ),
19     .rst( rst ),
20     .ra0( head ),
21     .ra1( position ),
22     .wa( tail ),
23     .wd( in ),
24     .we( en_in_pos && ~full),
25     .rd0( out ),
26     .rd1( number )
27 );
28 //=====
29 wire en_in_pos, en_out_pos;
30 reg en_in_stable, en_out_stable;
31 reg [23:0] en_in_count;
32 reg [23:0] en_out_count;
33 always @ (posedge clk or posedge rst)
34     begin
35         if (rst)
36             begin
37                 en_in_count <= 20'd0; en_out_count <= 20'd0;
38                 en_in_stable <= 1'b0; en_out_stable <= 1'b0;
39             end
40         else
41             begin
42                 if(en_in)
43                     begin
44                         if (en_in_stable) ;
45                         else
46                             begin

```

```

47         en_in_count <= en_in_count + 20'd1;
48         if(en_in_count == 24'd1000_0000)
49             begin en_in_stable = 1'b1; en_in_count <= 20'd0;
end
50         end
51     end
52     else begin en_in_count <= 20'd0; en_in_stable = 1'b0; end
53     if(en_out)
54         begin
55             if (en_out_stable) ;
56             else
57                 begin
58                     en_out_count <= en_out_count + 20'd1;
59                     if(en_out_count == 24'd1000_0000)
60                         begin en_out_stable = 1'b1; en_out_count <=
20'd0; end
61                 end
62             end
63         else begin en_out_count <= 20'd0; en_out_stable <= 1'b0; end
64     end
65 end
66 reg en_in_past1, en_in_past2, en_out_past1, en_out_past2;
67 always @ (posedge clk or posedge rst)
68     begin
69         if(rst)
70             begin
71                 en_in_past1 <= 1'b0;    en_in_past2 <= 1'b0;
72                 en_out_past1 <= 1'b0;    en_out_past2 <= 1'b0;
73             end
74         else
75             begin
76                 en_in_past1 <= en_in_stable;    en_in_past2 <= en_in_past1;
77                 en_out_past1 <= en_out_stable;    en_out_past2 <= en_out_past1;
78             end
79         end
80     assign en_in_pos  = en_in_past1 & (~en_in_past2);
81     assign en_out_pos = en_out_past1 & (~en_out_past2);
82     //=====
83     assign empty = ( valid == 8'b0000_0000 );
84     assign full  = ( valid == 8'b1111_1111 );
85     //=====
86     always @ (posedge clk or posedge rst)
87         begin
88             if(rst)
89                 begin
90                     head  = 4'b0;
91                     tail  = 4'b0;
92                     valid = 8'b0;
93                 end
94             else if(en_in_pos && ~full)
95                 begin
96                     valid[ tail ] = 1'b1;
97                     tail = (tail + 4'd1) % 8;
98                 end
99             else if (en_out_pos && ~empty)
100                 begin
101                     valid[ head ] = 1'b0;
102                     head = (head + 4'd1) % 8;
103                 end
104             else

```

```

105         begin
106             head = head;
107             tail = tail;
108             valid = valid;
109         end
110     end
111 //=====
112 reg clk_slow;
113 wire [23:0] c3_count;
114 wire headdot; assign headdot = position == head;
115 wire [3:0] number;
116 reg [2:0] position;
117 reg c3_rst;
118 Counter c3(
119     .ce(1'b1),
120     .pe(1'b0),
121     .rst(c3_rst),
122     .clk(clk),
123     .d(24'd0),
124     .q(c3_count)
125 );
126 always @ (posedge clk)
127     begin
128         if (c3_count == 24'd1_00_000) begin clk_slow <= 1'b1; c3_rst <= 1'b1; end
129         else begin clk_slow <= 1'b0; c3_rst <= 1'b0; end
130     end
131 DisplayUnit d(
132     .validFlag( valid[position] ),
133     .number(number),
134     .position(position),
135     .headdot(headdot),
136     .sel(display[ 7:0]),
137     .seg(display[15:8])
138 );
139 always @ (posedge clk_slow)
140     begin
141         position <= position + 3'd1;
142     end
143 //=====
144 endmodule
145

```

寄存器文件单元设计(RegisterFile.v)

```

`verilog
1  module RegisterFile(
2      input clk,
3      input rst,
4      input [2:0] ra0,
5      input [2:0] ra1,
6      input [2:0] wa,
7      input [3:0] wd,
8      input we,
9      output [3:0] rd0,
10     output [3:0] rd1
11 );
12 reg [3:0] RegFile[7:0];
13 integer i;

```

```

14 always @ (posedge clk or posedge rst)
15     begin
16         if(rst)          for (i = 0; i < 8; i = i + 1) begin RegFile[i][3:0] <= 4'b0; end
17         else if(we)      RegFile[wa][3:0] <= wd;
18         else              RegFile[wa][3:0] <= RegFile[wa][3:0];
19     end
20 assign rd0 = RegFile[ra0];
21 assign rd1 = RegFile[ra1];
22
23 endmodule

```

实验结果：

现场烧录检查：已通过

实现资源消耗与性能统计：

FIFO循环队列

Utilization

Post-Synthesis | Post-Implementation

Graph | Table

Resource	Utilization	Available	Utilization %
LUT	121	63400	0.19
FF	128	126800	0.10
IO	30	210	14.29
BUFG	1	32	3.13


Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: **34.455 W (Junction temp exceeded!)**
Design Power Budget: **Not Specified**
Power Budget Margin: **N/A**
Junction Temperature: **125.0°C**
 Thermal Margin: **-97.2°C (-20.7 W)**
 Effective θ_{JA} : 4.6°C/W
 Power supplied to off-chip devices: 0 W
 Confidence level: **Low**

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity

On-Chip Power



Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): inf	Worst Hold Slack (WHS): inf	Worst Pulse Width Slack (WPWS): NA
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): NA
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: NA
Total Number of Endpoints: 354	Total Number of Endpoints: 354	Total Number of Endpoints: NA
There are no user specified timing constraints.		

仿真测试结果：

因为FIFO循环队列模块加了使能去抖动，不便模拟(否则需要改动很多地方)，Counter和RegisterFile单元简单，且现场下载检验没有任何问题，故未进行仿真测试

实验总结与感想：

1. 通过实验了解了数据通路与状态机的设计实现，了解了寄存器堆与计数器的简单应用。
2. 复习了Verilog语法，提高了编程实践能力。