计算机组成原理实验报告

实验题目: 多周期MIPS-CPU实验日期: 2019年5月16日

• 姓名: 张劲暾

• 学号: PB16111485

• 成绩:

目录

计算机组成原理实验报告

目录

实验目的:

实验设计简述与核心代码:

DDU模块设计(DDU.v)

DisplayUnit模块设计(DisplayUnit.v)

mipsCPU模块设计 (mipsCPU.v)

Control 模块设计(Control.v)

Memory模块设计(Memory.v)

RegisterFile模块设计(RegisterFile.v)

ALUInst参数设定(ALUInst.v)

ALUControl 模块设计 (ALUControl.v)

ALU模块设计(ALU.v)

实验结果:

现场烧录检查: 已通过

实现资源消耗与性能统计:

仿真测试结果:

实验总结与感想:


实验目的:


1. 设计实现多周期MIPS-CPU, 可执行如下指令:

```
o add, sub, and, or, xor, nor, slt
```


- o addi, andi, ori, xori, slti
- o lw, sw
- o beq, bne, j

数据通路和控制单元如下,其中寄存器堆中RO内容恒定为0,存储器容量为256x32位





- 2. DDU: Debug and Display Unit, 调试和显示单元
 - o 下载测试时,用于控制CPU运行方式和显示运行结果
 - o 数据通路中寄存器堆和存储器均需要增加1个读端口,供DDU读取并显示其中内容



- o 控制CPU运行方式
 - **cont** = 1: **run** = 1, 控制CPU连续执行指令
 - cont = 0: 每按动step一次, run输出维持一个时钟周期的脉冲, 控制CPU执行一条指令
- o 查看CPU运行状态
 - mem: 1, 查看MEM; 0, 查看RF
 - inc/dec: 增加或减小待查看RF/MEM的地址addr
 - reg data/mem data: 从RF/MEM读取的数据
 - 8位数码管显示RF/MEM的一个32位数据
 - 16位LED指示RF/MEM的地址和PC的值

实验设计简述与核心代码:

DDU模块设计 (DDU.v)

```
verilog
  module DDU(
       input
       input
                       rst,
       input
       input
                       step,
       input
                       mem,
      input
      input
      output [15:0]
                       led,
       output [15:0]
                       seg
                   run;
  wire
                   addr;
  assign led = { addr[7:0], pc[7:0] };
                   step_pos;
                   step past1, step past2, step stable;
  req
           [23:0] step_count;
  reg
                   inc_pos;
```

```
26
    req
                    inc past1, inc past2, inc stable;
   rea
            [23:0] inc count;
                    dec pos;
                   dec past1, dec past2, dec stable;
30 reg
31 reg
           [23:0] dec count;
   wire [31:0] mem_data;
           [31:0] reg_data;
36 mipsCPU cpu(
                              */ .origin_clk(clk),
                              */ .rst(rst),
      /* input [7:0] */ .addr(addr),
      /* output reg [31:0] */ .pc(pc),
       /* output [31:0] */ .mem_data(mem_data),
                      [31:0] */ .reg_data(reg_data)
  always @ (posedge clk or posedge rst)
      begin
           if (rst)
               begin
                    step_count <= 24'd0; step_stable <= 1'b0;</pre>
                   inc_count <= 24'd0; inc_stable <= 1'b0;
                   dec_count <= 24'd0; dec_stable <= 1'b0;</pre>
                end
           else
                begin
                    if(step)
                       begin
                           if (step_stable) ;
                            else
                                begin
                                    step_count <= step_count + 24'd1;</pre>
                                    if(step_count == 24'd1000_0000)
                                       begin
                                            step stable <= 1'b1;</pre>
                                            step_count <= 24'd0;</pre>
                                        end
                                end
                        end
                    else begin step_count <= 24'd0; step_stable = 1'b0; end
                    if(inc)
                       begin
                           if (inc_stable) ;
                            else
                                begin
                                    inc_count <= inc_count + 24'd1;</pre>
                                    if(inc_count == 24'd1000_0000)
                                        begin
                                            inc_stable <= 1'b1;</pre>
                                            inc_count <= 24'd0;</pre>
```

```
end
                                    end
                           end
                               begin inc count <= 24'd0; inc stable = 1'b0; end
                       if(dec)
                           begin
                                if (dec stable) ;
                                else
                                    begin
                                         dec count <= dec count + 24'd1;</pre>
                                         if(dec count == 24'd1000 0000)
                                             begin
                                                 dec stable <= 1'b1;</pre>
                                                 dec count <= 24'd0;</pre>
                                             end
                                    end
                           end
                              begin dec count <= 24'd0; dec stable = 1'b0; end
                   end
    always @ (posedge clk or posedge rst)
         begin
              if(rst)
                  begin
                       step past1 <= 1'b0;</pre>
                                                    step_past2 <= 1'b0;</pre>
                                                      inc_past2 <= 1'b0;
                      inc_past1 <= 1'b0;
dec_past1 <= 1'b0;</pre>
                                                      dec_past2 <= 1'b0;</pre>
              else
                   begin
                       step_past1 <= step_stable; step_past2 <= step_past1;</pre>
                       inc_past1 <= inc_stable; inc_past2 <= inc_past1;
dec_past1 <= dec_stable; dec_past2 <= dec_past1;</pre>
                   end
         end
125 assign step_pos = step_past1 & (~step_past2);
126 assign inc pos = inc_past1 & (~inc_past2);
     assign dec_pos = dec_past1 & (~dec_past2);
     assign run = cont | step_pos;
     always @ (posedge clk)
         begin
              if(rst)
                  addr <= 0;
              else if(inc_pos)
                  addr <= addr + 1;
              else if(dec_pos)
                  addr <= addr - 1;
         end
140 reg
                       clk slow;
141 reg
             [23:0] clk_count;
142 reg
              [3:0] number;
                     position;
    reg
145 always @ (posedge clk)
```

```
146
          begin
              if (clk count == 24'd1 00 000)
                  begin clk slow <= 1'b1; clk count <= 24'b0;</pre>
                                                                           end
              else
                  begin clk slow <= 1'b0; clk count <= clk count + 24'd1; end
          end
     DisplayUnit dpu(
                     [3:0] */ .number(number),
                        [2:0] */ .position(position),
          /* output reg [7:0] */ .sel(seg[7:0]),
          /* output reg [7:0] */ .seg(seg[15:8])
 163 always @ (posedge clk slow)
          begin
             position <= position + 3'd1;
          end
     always @ (*)
       begin
              if(mem)
                  case (position)
                      3'b000: number = mem data[3:0];
                      3'b001: number = mem data[7:4];
                      3'b010: number = mem data[11:8];
                      3'b011: number = mem_data[15:12];
                      3'b100: number = mem_data[19:16];
                      3'b101: number = mem_data[23:20];
                      3'b110: number = mem data[27:24];
                      3'b111: number = mem_data[31:28];
                  endcase
              else
                  case (position)
                      3'b000: number = reg_data[3:0];
                      3'b001: number = reg_data[7:4];
                      3'b010: number = reg data[11:8];
                      3'b011: number = reg_data[15:12];
                      3'b100: number = reg_data[19:16];
                      3'b101: number = reg_data[23:20];
                      3'b110: number = reg data[27:24];
                      3'b111: number = reg_data[31:28];
                  endcase
          end
(194 endmodule
```

DisplayUnit模块设计(DisplayUnit.v)

将CPU的输出值显示在数码管的译码模块

```
``` verilog
 1 module DisplayUnit(
 2 //------
 3 input [3:0] number,
```

```
input
 [2:0] position,
 output reg [7:0] sel,
 output reg [7:0] seg
always @ (*)
 begin
 case (number)
 4'b0000: seg[7:0] = 8'b1 1000 000;
 4'b0001: seg[7:0] = 8'b1 1111 001;
 4'b0010: seg[7:0] = 8'b1_0100_100;
 4'b0011: seg[7:0] = 8'b1 0110 000;
 4'b0100: seg[7:0] = 8'b1_0011_001;
 4'b0101: seg[7:0] = 8'b1 0010 010;
 4'b0110: seg[7:0] = 8'b1_0000_010;
 4'b0111: seg[7:0] = 8'b1_1111_000;
 4'b1000: seg[7:0] = 8'b1 0000 000;
 4'b1001: seg[7:0] = 8'b1_0010_000;
 4'b1010: seg[7:0] = 8'b1_0001_000;
 4'b1011: seg[7:0] = 8'b1_0000_011;
 4'b1100: seg[7:0] = 8'b1 1000 110;
 4'b1101: seg[7:0] = 8'b1_0100_001;
 4'b1110: seg[7:0] = 8'b1_0000_110;
 4'b1111: seg[7:0] = 8'b1_0001_110;
 endcase
 case (position)
 3'b000: sel = 8'b1111_1110;
 3'b001: sel = 8'b1111_1101;
 3'b010: sel = 8'b1111 1011;
 3'b011: sel = 8'b1111 0111;
 endcase
 end
endmodule
```

```
··· verilog
 1 module mipsCPU(
 input
 input
 rst,
 input run,
input [7:0] addr,
 output reg [31:0] pc,
 output [31:0] mem_data,
 output [31:0] reg_data
 14 wire clk;
 15 assign clk = origin_clk & run;
 17 reg [31:0] InstructionRegister;
 18 reg [31:0] MemoryDataRegister;
 19 reg [31:0] ALUOut;
 20 reg [31:0] A;
 21 reg [31:0] B;
 Zero;
 PCWriteCond;
 PCWrite;
 26 wire [31:0] ALU result;
 27 wire [31:0] Jump address;
 28 wire [31:0] Address;
 MemRead;
 MemWrite;
 32 wire [31:0] MemData;
 33 wire [31:0] RegtoA;
 34 wire [31:0] RegtoB;
 35 wire
 MemtoReg;
 IRWrite;
 RegDst;
 39 wire ALUSrcA;
 40 wire [31:0] SourceB;
 41 wire [31:0] SourceA;
 42 wire [4:0] RegWriteAddr;
 43 wire [31:0] RegWriteData;
 44 wire [3:0] Ctrl;
45 wire [1:0] ALUOp;
 I_TYPE;
 49 assign I_TYPE = (InstructionRegister[31:29] == 3'b001);
 assign Jump_address = {pc[31:28], InstructionRegister[25:0], 2'b00};
 always @(posedge clk or posedge rst)
 begin
 if(rst)
 pc <= 32'd44;
 else
```

```
begin
 if(PCWrite | (Zero & PCWriteCond) | (~Zero & PCWriteCondBNE))
 begin
 case (PCSource)
 2'b00 : pc <= ALU result;
 2'b01 : pc <= ALUOut;
 2'b10 : pc <= Jump_address;</pre>
 default : pc <= ALU result;</pre>
 endcase
 end
 end
 end
 ? ALUOut
 assign Address
 : pc;
 assign RegWriteData = MemtoReg ? MemoryDataRegister
 : ALUOut:
75 assign RegWriteAddr = RegDst ? InstructionRegister[15:11] :
 InstructionRegister[20:16];
 assign SourceB = ALUSrcB[1]
 (ALUSrcB[0]
 { {14{InstructionRegister[15]}}, InstructionRegister[15:0], 2'b00 }
 { {16{InstructionRegister[15]}}, InstructionRegister[15:0] }
 (ALUSrcB[0]
 ? 32'd4
 : B
88 assign SourceA = ALUSrcA ? A : pc;
90 always @(posedge clk)
 begin
 MemoryDataRegister <= MemData;</pre>
 A <= RegtoA;
 B <= RegtoB;
 ALUOut <= ALU_result;
 if(IRWrite) InstructionRegister <= MemData;</pre>
 InstructionRegister <= InstructionRegister;</pre>
 else
 end
 Control ctrl(
 .rst(rst),
 .Op(InstructionRegister[31:26]),
 .RegDst(RegDst),
 .RegWrite(RegWrite),
 .ALUSrcA (ALUSrcA) ,
 .ALUSTCB (ALUSTCB) ,
 .ALUOp (ALUOp) ,
 .PCSource (PCSource),
 .PCWriteCond(PCWriteCond),
 .PCWriteCondBNE (PCWriteCondBNE),
 .PCWrite(PCWrite),
 .IorD(IorD),
 .MemRead (MemRead) ,
 .MemWrite(MemWrite),
 .MemtoReg (MemtoReg),
```

```
.IRWrite(IRWrite)
 119 Memory mem (
 .clk(clk),
 .MemRead (MemRead) ,
 .MemWrite (MemWrite),
 .Address (Address),
 .WriteData(B),
 .MemData(MemData),
 .addr(addr),
 .mem data (mem data)
 129 ALUControl alu_ctrl(
 .ALUOp (ALUOp) ,
 .Func(I TYPE ? InstructionRegister[31:26] : InstructionRegister[5:0]),
 134 ALU alu(
 .SourceA(SourceA),
 .SourceB (SourceB),
 .Ctrl(Ctrl),
 .ALUOut(ALU result),
 .Zero(Zero)
 141 RegisterFile RF(
 .clk(clk),
 .rst(rst),
 .RegWrite (RegWrite),
 .ReadAddr1(InstructionRegister[25:21]),
 .ReadData1 (RegtoA),
 .ReadAddr2(InstructionRegister[20:16]),
 .ReadData2(RegtoB),
 .WriteAddr(RegWriteAddr),
 .WriteData(RegWriteData),
 .addr(addr[4:0]),
 .reg data(reg data)
(155 endmodule
```

#### ### Control 模块设计(Control.v)

多周期CPU控制状态机实现

```
verilog
1 module Control(
 input
 input
 rst,
 [5:0] Op,
 input
 output reg
 RegDst,
 output reg
 RegWrite,
 output reg
 ALUSrcA,
 output reg [1:0] ALUSrcB,
 output reg [1:0] ALUOp,
 output reg [1:0] PCSource,
```

```
PCWriteCond,
 // Branch
14
 output reg
 output reg
 PCWriteCondBNE, // Branch BNE
 output reg
 output reg
 IorD,
 MemRead, // 读内存
 output reg
 MemWrite,
 output reg
 MemtoReg,
 output reg
 output reg
 IRWrite
25 parameter OP J = 6'b000 010;
26 parameter OP_R_TYPE = 6'b000 000;
28 parameter OP_ADDI = 6'b001_000;
29 parameter OP_SLTI = 6'b001_010;
30 parameter OP_ANDI
31 parameter OP ORI
 = 6'b001 101;
32 parameter OP_XORI
 = 6'b001 110;
34 parameter OP BEQ
 = 6'b000 100;
 parameter OP_BNE
 = 6'b000 101;
36 parameter OP_LW
37 parameter OP_SW
39 parameter STATE IF
40 parameter STATE ID
41 parameter STATE MemAddrGet = 2;
 parameter STATE_LW_MemAccess = 3;
parameter STATE_WB = 4;
44 parameter STATE_SW_MemAccess = 5;
45 parameter STATE EXE = 6;
46 parameter STATE_R_TYPE_END = 7;
47 parameter STATE_BRANCH = 8;
48 parameter STATE_JUMP
 parameter STATE_I_EXE
 = 10;
 parameter STATE_START
 = 11;
51 parameter STATE_I_TYPE_END = 12;
53 reg[3:0] state;
54 reg[3:0] next_state;
 always @(*)
 begin
 if(rst)
 begin
 <= 1'b0;
 IorD
 <= 1'b1;
 IRWrite
 <= 1'b0;
 RegWrite
 MemWrite
 PCWriteCond
 <= 1'b0;
 PCWriteCondBNE <= 1'b0;
 MemRead <= 1'b1;</pre>
 ALUSrcA
 <= 1'b0;
 <= 1'b0;
 PCWrite
 <= 2'b00;
 ALUOp
 <= 2'b01;
 ALUSrcB
 PCSource
 <= 2'b00;
 end
```

```
else
 begin
 <= (Op == OP BEQ) & (next state == STATE BRANCH);</pre>
 PCWriteCond
 PCWriteCondBNE <= (Op == OP BNE) & (next state == STATE BRANCH);
 case (next_state)
 STATE IF
 begin
 RegWrite <= 1'b0;
 MemWrite <= 1'b0;</pre>
 MemRead <= 1'b1;
ALUSrcA <= 1'b0;</pre>
 IRWrite <= 1'b1;
PCWrite <= 1'b1;
ALUOp <= 2'b00;
ALUSrcB <= 2'b01;
 PCSource <= 2'b00;
 end
 STATE_ID
 begin
 RegWrite <= 1'b0;
 MemWrite <= 1'b0;</pre>
 IRWrite
 <= 1'b0;
 PCWrite
 <= 1'b0;
 ALUSTCA
 ALUSTCB <= 2'b11;
 ALUOp
 <= 2'b00;
 end
 STATE MemAddrGet :
 begin
 RegWrite
 <= 1'b0;
 MemWrite
 <= 1'b0;
 IRWrite
 <= 1'b0;
 PCWrite
 <= 1'b0;
 ALUSrcA
 <= 1'b1;
 ALUSTCB <= 2'b10;
ALUOp <= 2'b00;
 end
 STATE_LW_MemAccess :
 begin
 RegWrite <= 1'b0;</pre>
 MemWrite
 <= 1'b0;
 IRWrite
 <= 1'b0;
 PCWrite
 <= 1'b0;
 MemRead <= 1'b1;
IorD <= 1'b1;
 <= 1'b1;
 end
 STATE_WB
 begin
 MemWrite
 <= 1'b0;
 IRWrite
 PCWrite
 <= 1'b0;
 RegDst
 RegWrite
```

```
134
 MemtoReg
 <= 1'b1;
 end
 STATE SW MemAccess :
 begin
 <= 1'b0;
 RegWrite
 IRWrite
 <= 1'b0;
 PCWrite
 MemWrite <= 1'b1;</pre>
 IorD
 STATE EXE
 begin
 RegWrite <= 1'b0;</pre>
 MemWrite
 IRWrite
 PCWrite
 ALUSrcA
 <= 1'b1;
 <= 2'b00;
 ALUSrcB
 <= 2'b10;
 ALUOp
 end
 STATE R TYPE END :
 begin
 MemWrite
 <= 1'b0;
 IRWrite
 <= 1'b0;
 <= 1'b0;
 PCWrite
 RegDst
 RegWrite <= 1'b1;
 MemtoReg <= 1'b0;</pre>
 end
 STATE_BRANCH
 begin
 <= 1'b0;
 RegWrite
 MemWrite
 <= 1'b0;
 IRWrite <= 1'b0;</pre>
 PCWrite <= 1'b0;
 ALUSrcA
 <= 1'b1;
 <= 2'b00;
 ALUSrcB
 ALUOp
 <= 2'b01;
 end
 STATE_JUMP
 begin
 RegWrite
 <= 1'b0;
 <= 1'b0;
 MemWrite
 <= 1'b0;
 IRWrite
 PCWrite
 <= 1'b1;
 PCSource <= 2'b10;
 end
 STATE_I_EXE
 begin
 <= 1'b0;
 RegWrite
 MemWrite
 <= 1'b0;
 IRWrite
 <= 1'b0;
 PCWrite
```

```
ALUSrcA
 <= 1'b1;
 ALUSTCB
 ALUOp
 <= 2'b10;
 end
 STATE I TYPE END
 begin
 MemWrite
 <= 1'b0;
 <= 1'b0;
 IRWrite
 PCWrite
 <= 1'b0;
 <= 1'b0;
 RegDst
 RegWrite <= 1'b1;</pre>
 MemtoReg <= 1'b0;</pre>
 end
 endcase
 end
 end
212 always @(state)
 begin
 case (state)
 STATE_START : next_state <= STATE_IF;
 : next_state <= STATE ID;
 STATE_IF
 STATE ID
 begin
 case (Op)
 : next_state <= STATE_MemAddrGet;
 OP LW
 : next_state <= STATE MemAddrGet;
 OP SW
 OP R TYPE : next state <= STATE EXE;
 OP BEQ
 : next state <= STATE BRANCH;
 OP BNE
 : next state <= STATE BRANCH;
 : next state <= STATE JUMP;
 OP_ADDI
 : next state <= STATE I EXE;
 OP ANDI
 : next state <= STATE I EXE;
 OP ORI
 : next_state <= STATE_I EXE;
 OP_SLTI
 : next_state <= STATE_I EXE;
 OP XORI
 : next state <= STATE I EXE;
 default
 : next_state <= STATE_IF;
 endcase
 STATE MemAddrGet :
 begin
 case (Op)
 OP LW
 : next_state <= STATE_LW MemAccess;
 OP SW
 : next_state <= STATE_SW MemAccess;
 default
 : next_state <= STATE_IF;
 endcase
 end
 STATE LW MemAccess : next state <= STATE WB;
 : next_state <= STATE_IF;
 STATE WB
 STATE_SW_MemAccess : next_state <= STATE_IF;</pre>
 STATE_EXE
 : next_state <= STATE_R_TYPE_END;</pre>
```

```
STATE_R_TYPE_END : next_state <= STATE_IF;</pre>
 STATE BRANCH
 : next state <= STATE IF;
 STATE_JUMP
 : next_state <= STATE_IF;</pre>
 STATE_I_EXE
 : next_state <= STATE_I_TYPE_END;</pre>
 STATE_I_TYPE_END : next_state <= STATE_IF;</pre>
 default
 : next_state <= STATE_IF;
 endcase
 end
 270 always @(posedge clk or posedge rst)
 if(rst) state = STATE START;
 else state = next_state;
 end
(276 endmodule
```

## ### Memory模块设计 (Memory.v)

数据和指令存储器

```
··· verilog
 1 module Memory(
 input
 input
 MemRead,
 MemWrite,
 input
 input
 [31:0] Address,
 input
 [31:0] WriteData,
 output
 [31:0] MemData,
 [31:0] addr,
 input
 output
 [31:0] mem_data
 dist mem gen 0 mem (
 .a(Address[9:2]),
 .d(WriteData),
 .dpra({ 2'b00, addr[7:2] }),
 .we(MemWrite),
 .spo(MemData),
 .dpo(mem_data)
(27 endmodule
```

## ### RegisterFile模块设计(RegisterFile.v)

#### 寄存器文件

```
··· verilog
 1 module RegisterFile(
 input
 clk,
 input
 rst,
 RegWrite,
input [4:0] ReadAddr1,
output [31:0] ReadData1,
input [4:0] ReadAddr2,
output [31:0] ReadData2,
input [4:0] WriteAdd
input [31:0]
 Input [4:0] addr, output [31:0]
 input
 [31:0] reg_data
 19 reg [31:0] registers[0:31];
 20 assign ReadData1 = registers[ReadAddr1];
 21 assign ReadData2 = registers[ReadAddr2];
 assign reg_data = registers[addr];
 integer i;
 25 always@(posedge clk or posedge rst)
 if (rst) for (i = 0; i < 32; i = i + 1) begin registers[i][31:0] \leq 32'd0;
 end
 if(RegWrite)
 else
 begin registers[WriteAddr] <=</pre>
 WriteData;
 end
 end
(31 endmodule
```

### ### ALUInst参数设定 (ALUInst.v)

#### 算数逻辑运算参数设定

```
14 `define FUNC_OR 6'b100_101
15 `define FUNC_XOR 6'b100_110
16 `define FUNC_NOR 6'b100_111
17
18 `define FUNC_ADDI 6'b001_000
19 `define FUNC_SLTI 6'b001_010
20 `define FUNC_ANDI 6'b001_100
21 `define FUNC_ORI 6'b001_101
.22 `define FUNC_XORI 6'b001_110
```

#### ### ALUControl 模块设计 (ALUControl.v)

#### 算术逻辑运算控制模块

```
··· verilog
 1 `include "ALUInst.v"
 2 module ALUControl(
 input [1:0] ALUOp,
input [5:0] Func,
 output reg [3:0] Ctrl
 always@(*)
 11 begin
 case (ALUOp)
 begin
 Ctrl <= `ALU ADD;
 end
 begin
 Ctrl <= `ALU_SUB;</pre>
 2'b10 :
 begin
 case (Func)
 `FUNC_ADD : Ctrl <= `ALU_ADD;
 `FUNC SUB : Ctrl <= `ALU SUB;
 `FUNC_SLT : Ctrl <= `ALU_LT;
 `FUNC_AND : Ctrl <= `ALU_AND;
 `FUNC_OR : Ctrl <= `ALU_OR;
 `FUNC_XOR : Ctrl <= `ALU_XOR;
 `FUNC_NOR : Ctrl <= `ALU_NOR;
 `FUNC_ADDI : Ctrl <= `ALU_ADD;
 `FUNC_SLTI : Ctrl <= `ALU_LT;
 `FUNC_ANDI : Ctrl <= `ALU_AND;
 `FUNC_ORI : Ctrl <= `ALU_OR;
 `FUNC_XORI : Ctrl <= `ALU_XOR;
 default : Ctrl <= 4'b1111;</pre>
```

### ### ALU模块设计 (ALU.v)


算术逻辑运算模块

```
··· verilog
 1 `include "ALUInst.v"
 module ALU(
 [31:0] SourceA,
 input
 input
 [31:0] SourceB,
 input
 output reg [31:0] ALUOut,
 output
 Zero //
13 assign Zero = (ALUOut == 0);
14 always@(*)
 begin
 case (Ctrl)
 `ALU_AND : ALUOut <= SourceA & SourceB;
 `ALU_OR : ALUOut <= SourceA | SourceB;
 `ALU_ADD : ALUOut <= SourceA + SourceB;
 `ALU_SUB : ALUOut <= SourceA - SourceB;
 `ALU LT
 : ALUOut <= SourceA < SourceB;
 `ALU NOR : ALUOut <= ~(SourceA | SourceB);
 `ALU_XOR : ALUOut <= SourceA ^ SourceB;
 : ALUOut <= 32'b0;
 default
 endcase
(28 endmodule
```

## ## 实验结果:

### 现场烧录检查: 已通过

### 实现资源消耗与性能统计:



## Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 49.854 W (Junction temp exceeded!)

Design Power Budget: Not Specified

Power Budget Margin: N/A


Junction Temperature: 125.0°C

Thermal Margin: -167.5°C (-36.1 W)

Effective \$JA: 4.6°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



#### **Design Timing Summary**

Setup	Hold		Pulse Width	
Worst Negative Slack (WNS): inf	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS):	NA
Total Negative Slack (TNS): 0.00	00 ns Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	NA
Number of Failing Endpoints: 0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	NA
Total Number of Endpoints: 580	9 Total Number of Endpoints:	5809	Total Number of Endpoints:	NA

There are no user specified timing constraints.

### ### 仿真测试结果:

#### 仿真设计: (cpu sim.v)

```
req
 clk, run, rst;
 reg [7:0] addr;
 wire [31:0] mem data;
19 wire [31:0] pc;
20 wire [31:0] reg data;
 mipsCPU cpu(
 .origin_clk(clk),
 .run(run),
 .addr(addr),
 .pc(pc),
 .mem data(mem data),
 .reg_data(reg_data)
 initial clk = 1;
32 initial addr = 8'd8;
33 initial run = 1'b1;
34 always
 begin
 #5 clk = ~clk;
 initial
 begin
 #10 rst = 1;
 #10 rst = 0;
 end
(44 endmodule
```

#### 结果正确:



## ## 实验总结与感想:

- 1. 通过实验了解了多周期MIPS-CPU的设计实现,了解了多周期MIPS-CPU的简单应用。
- 2. 复习了Verilog语法,提高了编程实践能力。