

计算机组成原理实验报告

- 实验题目：流水线 MIPS-CPU
- 实验日期：2019年6月6日
- 姓名：张劲曦
- 学号：PB16111485
- 成绩：

目录

计算机组成原理实验报告

目录

实验目的：

实验设计简述与核心代码：

CPU模块组成与数据通路设计
DDU模块设计 (DDU.v)
DisplayUnit模块设计 (DisplayUnit.v)
mips_pipelineCPU模块设计 (mips_pipelineCPU.v)
IFSegReg模块设计 (IFSegReg.v)
IDSegReg模块设计 (IDSegReg.v)
Control模块设计 (Control.v)
RegisterFile模块设计 (RegisterFile.v)
ALUInst参数设定 (ALUInst.v)
EXSegReg模块设计 (EXSegReg.v)
ALU模块设计 (ALU.v)
MEMSegReg模块设计 (MEMSegReg.v)
WBSegReg模块设计 (WBSegReg.v)
HarzardUnit模块设计 (HarzardUnit.v)

实验结果：

现场烧录检查：已通过

实现资源消耗与性能统计：

仿真测试结果：

应用设计：斐波那契数列前20项的计算

仿真设计：(cpu_sim.v)

结果正确：

波形图：

data_memory中的计算结果：



实验总结与感想：


实验目的：

1. 实现MIPS指令体系架构流水线CPU设计，实现流水线冲刷，气泡，旁路设计
2. 利用MIPS流水线CPU实现简单的计算机应用

实验设计简述与核心代码：

CPU模块组成与数据通路设计





MIPS 流水线的每个流水段的操作（示意，不要求）

流水段	任何指令类型		
IF	$IF/ID. IR \leftarrow Mem[PC]; IF/ID. NPC \leftarrow PC+4;$ $PC \leftarrow (if PCSrc \{EX/MEM. NPC'\} \text{ else } \{PC+4\});$		
ID	$ID/EX. A \leftarrow Regs[IF/ID. IR_{25...21}]; ID/EX. B \leftarrow Regs[IF/ID. IR_{20...16}];$ $ID/EX. NPC \leftarrow IF/ID. NPC; ID/EX. IR \leftarrow IF/ID. IR;$ $ID/EX. Imm \leftarrow (IF/ID. IR_{15})^{16} \# IR_{15...0};$		
	ALU 指令(R类/I类)	Load/Store 指令	分支指令
EX	$EX/MEM. IR \leftarrow ID/EX. IR;$ $EX/MEM. ALUOut \leftarrow ID/EX. A \text{ op } ID/EX. B;$ 或 $EX/MEM. ALUOut \leftarrow ID/EX. A \text{ op } ID/EX. Imm;$ $EX/MEM. cond \leftarrow 0;$	$EX/MEM. IR \leftarrow ID/EX. IR;$ $EX/MEM. B \leftarrow ID/EX. B;$ $EX/MEM. ALUOutput \leftarrow ID/EX. A + ID/EX. Imm;$ $EX/MEM. cond \leftarrow 0;$	$EX/MEM. NPC' \leftarrow ID/EX. NPC + ID/EX. Imm \ll 2;$ $EX/MEM. cond \leftarrow (ID/EX. A == ID/EX. B);$

MIPS 流水线的每个流水段的操作（续）

流水段	任何指令类型		
	ALU 指令	Load/Store 指令	分支指令
MEM	$\text{MEM/WB. IR} \leftarrow \text{EX/MEM. IR};$ $\text{MEM/WB. ALUOut} \leftarrow \text{EX/MEM. ALUOut};$	$\text{MEM/WB. IR} \leftarrow \text{EX/MEM. IR};$ $\text{MEM/WB. MDR} \leftarrow \text{Mem}[\text{EX/MEM. ALUOut}];$ 或 $\text{Mem}[\text{EX/MEM. ALUOut}] \leftarrow \text{EX/MEM. B};$	$\text{PCSrc} \leftarrow \text{EX/MEM. cond} \ \& \ \text{EX/MEM. Branch};$
WB	$\text{Regs}[\text{MEM/WB. IR}_{15 \dots 11}] \leftarrow \text{MEM/WB. ALUOut}; \text{ (R)}$ 或 $\text{Regs}[\text{MEM/WB. IR}_{20 \dots 16}] \leftarrow \text{MEM/WB. ALUOut}; \text{ (I)}$	$\text{Regs}[\text{MEM/WB. IR}_{20 \dots 16}] \leftarrow \text{MEM/WB. MDR};$	

```

v Design Sources (4)
  v Verilog (1)
    ● ALUInst.v
  v ● DDU (DDU.v) (2)
    v ● cpu : mips_pipelineCPU (mips_pipelineCPU.v) (9)
      ● IFSegReg_1 : IFSegReg (IFSegReg.v)
    v ● IDSegReg_1 : IDSegReg (IDSegReg.v) (1)
      > > instruction_memory : dist_mem_gen_0 (dist_mem_gen_0.xci)
      ● RegisterFile_1 : RegisterFile (RegisterFile.v)
      ● Control_1 : Control (Control.v)
      ● EXSegReg_1 : EXSegReg (EXSegReg.v)
      ● ALU_1 : ALU (ALU.v)
      ● MEMSegReg_1 : MEMSegReg (MEMSegReg.v)
    v ● WBSegReg_1 : WBSegReg (WBSegReg.v) (1)
      > > data_memory : dist_mem_gen_0 (dist_mem_gen_0.xci)
      ● HarzardUnit_1 : HarzardUnit (HarzardUnit.v)
    ● dpu : DisplayUnit (DisplayUnit.v)
  
```

DDU模块设计 (DDU.v)

显示与调试控制模块，与Lab5中设计相同，不再赘述。

DisplayUnit模块设计(DisplayUnit.v)

将CPU的输出值显示在数码管的译码模块，与Lab5中设计相同，不再赘述。

mips_pipelineCPU模块设计(mips_pipelineCPU.v)

CPU顶层模块

```
`` verilog
1  `timescale 1ns / 1ps
2  module mips_pipelineCPU (
3  //-----
4      input          origin_clk,
5      input          rst,
6  //-----
7      input          run,
8      input  [7:0]    addr,
9      output [31:0]   pc,
10     output [31:0]   mem_data,
11     output [31:0]   reg_data
12 //-----
13 );
14 //-----
15 wire clk;
16 assign clk = origin_clk & run;
17 //-----
18 wire      StallF;
19 wire      StallD;
20 wire      StallE;
21 wire      StallM;
22 wire      StallW;
23
24 wire      FlushF;
25 wire      FlushD;
26 wire      FlushE;
27 wire      FlushM;
28 wire      FlushW;
29
30 wire      RegDstD;
31 wire      RegDstE;
32 wire      RegWriteD;
33 wire      RegWriteE;
34 wire      RegWriteM;
35 wire      RegWriteW;
36 wire      ALUSrcAD;
37 wire      ALUSrcAE;
38 wire      MemReadD;
39 wire      MemReadE;
40 wire      MemWriteD;
41 wire      MemWriteE;
42 wire      MemWriteM;
43 wire      MemtoRegD;
44 wire      MemtoRegE;
45 wire      MemtoRegM;
46 wire      MemtoRegW;
47 wire      JumpD;
48 wire      Zero;
49 // wire      BranchE;
50 reg      BranchE;
```

```

51
52 // wire [31:0] PC_In;
53 reg [31:0] PC_In;
54 wire [31:0] PCF;
55 wire [31:0] PCD;
56 wire [31:0] PCE;
57 wire [31:0] PCM;
58 wire [31:0] Instr;
59 wire [31:0] InstrE;
60 wire [31:0] InstrM;
61 wire [31:0] ImmD;
62 wire [31:0] ImmE;
63 wire [31:0] RF_RD1;
64 wire [31:0] RF_RD2;
65 wire [31:0] RegWriteDataW;
66 wire [31:0] RegDataAE;
67 wire [31:0] RegDataBE;
68 wire [31:0] ForwardDataA;
69 wire [31:0] ForwardDataB;
70 wire [31:0] StoreDataM;
71 wire [31:0] ALUOutE;
72 wire [31:0] ALUOutM;
73 wire [31:0] ResultW;
74 wire [31:0] OperandA;
75 wire [31:0] OperandB;
76 wire [31:0] ReadDataW;
77
78 // wire [4:0] RegWriteAddrW;
79
80 wire [4:0] RegSourceAD;
81 wire [4:0] RegSourceBD;
82 wire [4:0] RegSourceAE;
83 wire [4:0] RegSourceBE;
84 wire [4:0] RegDestinationE;
85 wire [4:0] RegDestinationM;
86 wire [4:0] RegDestinationW;
87
88 wire [1:0] RegReadD;
89 wire [1:0] RegReadE;
90 wire [1:0] ForwardAE;
91 wire [1:0] ForwardBE;
92 wire [1:0] ALUSrcBD;
93 wire [1:0] ALUSrcBE;
94 wire [3:0] ALUCtrlD;
95 wire [3:0] ALUCtrlE;
96
97 wire [31:0] BrNPC;
98 wire [31:0] JumpNPC;
99 // reg [31:0] PC_In;
100 //-----
101 assign pc = PCF;
102 assign ImmD = { {16{Instr[15]}}, Instr[15:0] };
103 assign JumpNPC = { PCD[31:28], Instr[25:0], 2'b00 };
104 assign BrNPC = PCE + 4 + ImmE * 4;
105 assign RegWriteDataW = MemtoRegW ? ReadDataW : ResultW;
106 assign OperandA = ALUSrcAE ? ForwardDataA : PCE;
107 assign OperandB = ALUSrcBE[1] ? ImmE : ForwardDataB;
108 assign ForwardDataA = ForwardAE[1] ? ALUOutM :
109 ( ForwardAE[0] ? RegWriteDataW : RegDataAE );
110 assign ForwardDataB = ForwardBE[1] ? ALUOutM :

```

```

111         ( ForwardBE[0] ? RegWriteDataW : RegDataBE );
112 assign RegDestinationE = RegDstE      ? InstrE[15:11] : InstrE[20:16];
113
114 parameter OP_BEQ      = 6'b000_100;
115 parameter OP_BNE      = 6'b000_101;
116
117 always @(*) begin
118     if      ( InstrE[31:26] == OP_BEQ ) begin
119         BranchE = ( OperandA == OperandB );
120     end else if ( InstrE[31:26] == OP_BNE ) begin
121         BranchE = ( OperandA != OperandB );
122     end else begin
123         BranchE = 1'b0;
124     end
125 end
126
127 always @(*) begin
128     /* if (rst) begin
129         PC_In = 32'd200;
130     end else */if (BranchE) begin
131         PC_In = BrNPC;
132     end else if (JumpD) begin
133         PC_In = JumpNPC;
134     end else begin
135         PC_In = PCF + 32'd4;
136     end
137 end
138 //-----
139 IFSegReg IFSegReg_1 (
140     .clk(clk),          /* input          clk,          */
141     .rst(rst),          /* input          rst,          */
142     .en(~StallF),       /* input          en,          */
143     .PC_In(PC_In),      /* input [31:0]   PC_In,       */
144     .PC(PCF)            /* output reg [31:0] PC        */
145 );
146 //-----
147 IDSegReg IDSegReg_1 (
148     .clk(clk),          /* input          clk,          */
149     .rst(rst),          /* input          rst,          */
150     .clear(FlushD),     /* input          clear,        */
151     .en(~StallD),       /* input          en,          */
152     .Address(PCF),      /* input [31:0]   Address,      */
153     .PCF(PCF),          /* input [31:0]   PCF,          */
154     .Inst(Instr),       /* output [31:0]  Inst,         */
155     .PCD(PCD)           /* output reg [31:0] PCD        */
156 );
157 //-----
158 RegisterFile RegisterFile_1 (
159     .clk(clk),          /* input          clk,          */
160     .rst(rst),          /* input          rst,          */
161     .RegWrite(RegWriteW), /* input          RegWrite,      */
162     .ReadAddr1(Instr[25:21]), /* input [4:0]   ReadAddr1,    */
163     .ReadData1(RF_RD1),  /* output [31:0] ReadData1,     */
164     .ReadAddr2(Instr[20:16]), /* input [4:0]   ReadAddr2,    */
165     .ReadData2(RF_RD2),  /* output [31:0] ReadData2,     */
166     // .WriteAddr(RegWriteAddrW), /* input [4:0]   WriteAddr,    */
167     .WriteAddr(RegDestinationW), /* input [4:0]   WriteAddr,    */
168     .WriteData(RegWriteDataW), /* input [31:0]  WriteData,     */
169     .addr(addr[4:0]),     /* input [4:0]   addr,          */
170     .reg_data(reg_data)  /* output [31:0] reg_data       */

```

```

171 );
172 //-----
173 Control Control_1 (
174     .clk(clk),          /* input      clk,          */
175     .rst(rst),          /* input      rst,          */
176     .Op(Instr[31:26]),  /* input      [5:0] Op,      */
177     .Func(Instr[5:0]),   /* input      [5:0] Func,    */
178     .RegDstD(RegDstD),  /* output     RegDstD,       */
179     .RegWriteD(RegWriteD), /* output     RegWriteD,     */
180     .ALUSrcAD(ALUSrcAD), /* output     ALUSrcAD,      */
181     .ALUSrcBD(ALUSrcBD), /* output     [1:0] ALUSrcBD, */
182     .ALUCtrlD(ALUCtrlD), /* output     reg [3:0] ALUCtrlD, */
183     .MemReadD(MemReadD), /* output     MemReadD,      */
184     .MemWriteD(MemWriteD), /* output     MemWriteD,     */
185     .MemtoRegD(MemtoRegD), /* output     MemtoRegD,     */
186     .JumpD(JumpD),      /* output     JumpD,         */
187     .RegReadD(RegReadD) /* output     reg [1:0] RegReadD */
188 );
189 //-----
190 EXSegReg EXSegReg_1 (
191     .clk(clk),          /* input      clk,          */
192     .en(~StallE),       /* input      en,           */
193     .clear(FlushE),     /* input      clear,        */
194     .PCD(PCD),          /* input      [31:0] PCD,    */
195     .PCE(PCE),          /* output     reg [31:0] PCE, */
196     .ImmD(ImmD),        /* input      [31:0] ImmD,   */
197     .ImmE(ImmE),        /* output     reg [31:0] ImmE, */
198     .InstrD(Instr),     /* input      [31:0] InstrD, */
199     .InstrE(InstrE),    /* output     reg [31:0] InstrE, */
200     .RegDataAD(RF_RD1), /* input      [31:0] RegDataAD, */
201     .RegDataAE(RegDataAE), /* output     reg [31:0] RegDataAE, */
202     .RegDataBD(RF_RD2), /* input      [31:0] RegDataBD, */
203     .RegDataBE(RegDataBE), /* output     reg [31:0] RegDataBE, */
204     .RegDstD(RegDstD),  /* input      RegDstD,       */
205     .RegDstE(RegDstE),  /* output     reg      RegDstE, */
206     .RegWriteD(RegWriteD), /* input      RegWriteD,     */
207     .RegWriteE(RegWriteE), /* output     reg      RegWriteE, */
208     .ALUSrcAD(ALUSrcAD), /* input      ALUSrcAD,      */
209     .ALUSrcAE(ALUSrcAE), /* output     reg      ALUSrcAE, */
210     .ALUSrcBD(ALUSrcBD), /* input      [1:0] ALUSrcBD, */
211     .ALUSrcBE(ALUSrcBE), /* output     reg [1:0] ALUSrcBE, */
212     .MemReadD(MemReadD), /* input      MemReadD,      */
213     .MemReadE(MemReadE), /* output     reg      MemReadE, */
214     .MemWriteD(MemWriteD), /* input      MemWriteD,     */
215     .MemWriteE(MemWriteE), /* output     reg      MemWriteE, */
216     .MemtoRegD(MemtoRegD), /* input      MemtoRegD,     */
217     .MemtoRegE(MemtoRegE), /* output     reg      MemtoRegE, */
218     .ALUCtrlD(ALUCtrlD), /* input      [3:0] ALUCtrlD, */
219     .ALUCtrlE(ALUCtrlE), /* output     reg [3:0] ALUCtrlE, */
220     .RegReadD(RegReadD), /* input      [1:0] RegReadD, */
221     .RegReadE(RegReadE) /* output     reg [1:0] RegReadE */
222 );
223 //-----
224 ALU ALU_1 (
225     .SourceA(OperandA), /* input      [31:0] SourceA, */
226     .SourceB(OperandB), /* input      [31:0] SourceB, */
227     .Ctrl(ALUCtrlE),    /* input      [3:0] Ctrl,      */
228     .ALUOut(ALUOutE),   /* output     reg [31:0] ALUOut, */
229     .Zero(Zero)         /* output     Zero,            */
230 );

```



```

231 //-----
232 MEMSegReg MEMSegReg_1 (
233     .clk(clk),                /* input          clk,          */
234     .en(~StallM),             /* input          en,           */
235     .clear(FlushM),           /* input          clear,        */
236     .PCE(PCE),                /* input          [31:0] PCE,    */
237     .PCM(PCM),                /* output reg     [31:0] PCM,    */
238     .ForwardDataB(ForwardDataB), /* input         [31:0] ForwardDataB, */
239     .StoreDataM(StoreDataM),   /* output reg     [31:0] StoreDataM, */
240     .ALUOutE(ALUOutE),         /* input          [31:0] ALUOutE,  */
241     .ALUOutM(ALUOutM),         /* output reg     [31:0] ALUOutM,  */
242     .InstrE(InstrE),           /* input          [31:0] InstrE,   */
243     .InstrM(InstrM),           /* output reg     [31:0] InstrM,   */
244     .RegWriteE(RegWriteE),     /* input          RegWriteE,      */
245     .RegWriteM(RegWriteM),     /* output reg     RegWriteM,      */
246     .MemtoRegE(MemtoRegE),     /* input          MemtoRegE,      */
247     .MemtoRegM(MemtoRegM),     /* output reg     MemtoRegM,      */
248     .MemWriteE(MemWriteE),     /* input          MemWriteE,      */
249     .MemWriteM(MemWriteM),     /* output reg     MemWriteM,      */
250     .RegDestinationE(RegDestinationE), /* input       [4:0] RegDestinationE, */
251     .RegDestinationM(RegDestinationM) /* output reg    [4:0] RegDestinationM */
252 );
253 //-----
254 WBSegReg WBSegReg_1 (
255     .clk(clk),                /* input          clk,          */
256     .en(~StallW),             /* input          en,           */
257     .clear(FlushW),           /* input          clear,        */
258     .Address(ALUOutM),         /* input          [31:0] Address, */
259     .WriteData(StoreDataM),    /* input          [31:0] WriteData, */
260     .WriteEn(MemWriteM),       /* input          [31:0] WriteEn,  */
261     .ReadData(ReadDataW),      /* output         [31:0] ReadData, */
262     .addr(addr),              /* input          [7:0]  addr,     */
263     .mem_data(mem_data),       /* output         [31:0] mem_data, */
264     .ResultM(ALUOutM),         /* input          [31:0] ResultM,  */
265     .ResultW(ResultW),         /* output reg     [31:0] ResultW,  */
266     .RegDestinationM(RegDestinationM), /* input       [4:0] RegDestinationM, */
267     .RegDestinationW(RegDestinationW), /* output reg    [4:0] RegDestinationW, */
268     .RegWriteM(RegWriteM),     /* input          RegWriteM,      */
269     .RegWriteW(RegWriteW),     /* output reg     RegWriteW,      */
270     .MemtoRegM(MemtoRegM),     /* input          MemtoRegM,      */
271     .MemtoRegW(MemtoRegW)     /* output reg     MemtoRegW,      */
272 );
273 //-----
274 HarzardUnit HarzardUnit_1 (
275     .rst(rst),                /* input          rst,           */
276     .BranchE(BranchE),        /* input          BranchE,       */
277     .JumpD(JumpD),            /* input          JumpD,         */
278     .RegSourceAD(Instr[25:21]), /* input          [4:0] RegSourceAD, */
279     .RegSourceBD(Instr[20:16]), /* input          [4:0] RegSourceBD, */
280     .RegSourceAE(InstrE[25:21]), /* input          [4:0] RegSourceAE, */
281     .RegSourceBE(InstrE[20:16]), /* input          [4:0] RegSourceBE, */
282     .RegDestinationE(RegDestinationE), /* input       [4:0] RegDestinationE, */
283     .RegDestinationM(RegDestinationM), /* input       [4:0] RegDestinationM, */
284     .RegDestinationW(RegDestinationW), /* input       [4:0] RegDestinationW, */
285     .RegReadE(RegReadE),       /* input          [1:0] RegReadE,  */
286     .MemtoRegE(MemtoRegE),     /* input          MemtoRegE,      */
287     .RegWriteM(RegWriteM),     /* input          RegWriteM,      */
288     .RegWriteW(RegWriteW),     /* input          RegWriteW,      */
289     .StallF(StallF),           /* output reg     StallF,        */
290     .StallD(StallD),           /* output reg     StallD,        */

```

```

291     .StallE(StallE),          /* output reg    StallE,      */
292     .StallM(StallM),          /* output reg    StallM,      */
293     .StallW(StallW),          /* output reg    StallW,      */
294     .FlushF(FlushF),          /* output reg    FlushF,      */
295     .FlushD(FlushD),          /* output reg    FlushD,      */
296     .FlushE(FlushE),          /* output reg    FlushE,      */
297     .FlushM(FlushM),          /* output reg    FlushM,      */
298     .FlushW(FlushW),          /* output reg    FlushW,      */
299     .ForwardAE(ForwardAE),     /* output reg [1:0] ForwardAE, */
300     .ForwardBE(ForwardBE)     /* output reg [1:0] ForwardBE  */
301 );
302 //-----
303 endmodule

```

IFSegReg模块设计 (IFSegReg.v)

IF段寄存器

```

`verilog
1  `timescale 1ns / 1ps
2  module IFSegReg (
3  //-----
4      input          clk,
5      input          rst,
6      input          en,
7      input  [31:0]  PC_In,
8  //-----
9      output reg [31:0] PC
10 //-----
11 );
12
13 always @(posedge clk or posedge rst) begin
14     if (rst) begin
15         PC <= 32'd200;
16     end else begin
17         if (en) begin
18             PC <= PC_In;
19         end else begin
20             PC <= PC;
21         end
22     end
23 end
24
25 endmodule

```

IDSegReg模块设计 (IDSegReg.v)

ID段寄存器

```

`verilog
1  `timescale 1ns / 1ps
2  module IDSegReg (
3  //-----
4      input          clk,
5      input          rst,
6      input          clear,
7      input          en,

```

```

8     input      [31:0]  Address,
9     input      [31:0]  PCF,
10    //-----
11     output reg [31:0]  Inst,
12     output reg [31:0]  PCD
13    //-----
14    );
15
16    reg          stallOrClear;
17    reg [31:0]    stallOrClearData;
18    wire [31:0]   InstRaw;
19
20    // assign Inst = stallOrClear ? stallOrClearData : InstRaw;
21    always @(posedge clk) begin
22        Inst <= stallOrClear ? stallOrClearData : InstRaw;
23    end
24    always @(posedge clk or posedge rst) begin
25        if (rst) begin
26            stallOrClear      <= 1'b0;
27            stallOrClearData  <= 32'b0;
28        end else begin
29            if (~en) begin
30                stallOrClear      <= 1'b1;
31                stallOrClearData  <= Inst;
32            end else if (clear) begin
33                stallOrClear      <= 1'b1;
34                stallOrClearData  <= 32'b0;
35            end else begin
36                stallOrClear      <= 1'b0;
37                stallOrClearData  <= 32'b0;
38            end
39        end
40    end
41
42    always @(posedge clk or posedge rst) begin
43        if (rst) begin
44            PCD <= 32'b0;
45        end else begin
46            PCD <= clear ? 32'b0 : PCF;
47        end
48    end
49
50    dist_mem_gen_0 instruction_memory (
51        .a(Address[9:2]), // input wire [7 : 0] a
52        .d(32'b0),        // input wire [31 : 0] d
53        .dpra(8'b0),       // input wire [7 : 0] dpra
54        .clk(clk),         // input wire clk
55        .we(1'b0),         // input wire we
56        .spo(InstRaw),     // output wire [31 : 0] spo
57        .dpo(dpo)          // output wire [31 : 0] dpo
58    );
59    endmodule

```

Control模块设计(Control.v)

逻辑电路，生成ID段指令对应的各种控制信号

```

` ` ` verilog

```

```

1  `timescale 1ns / 1ps
2  module Control (
3  //-----
4      input          clk,
5      input          rst,
6  //-----
7      input          [5:0] Op,          // 六位操作码
8      input          [5:0] Func,
9      output         RegDstD,          // 选择 rd(1) 或 rt(0) 作为写操作的目的寄存器
10     output         RegWriteD,        // 寄存器写信号
11     output         ALUSrcAD,         // 1 - 寄存器, 0 - PC
12     output         [1:0] ALUSrcBD,   // 00 - 寄存器, 01 - 4, 10 - 32位立即数符号扩展, 11
- 32位立即数符号扩展左移两位
13     output reg [3:0] ALUCtrlD,       // ALU控制信号
14     output         MemReadD,         // 读内存
15     output         MemWriteD,        // 写内存
16     output         MemtoRegD,        // 内存到寄存器
17     output         JumpD,           //
18     output reg [1:0] RegReadD
19 //-----
20 );
21 //-----
22 parameter OP_J      = 6'b000_010;
23 parameter OP_R_TYPE = 6'b000_000;
24
25 parameter OP_ADDI    = 6'b001_000;
26 parameter OP_SLTI    = 6'b001_010;
27 parameter OP_ANDI    = 6'b001_100;
28 parameter OP_ORI     = 6'b001_101;
29 parameter OP_XORI    = 6'b001_110;
30
31 parameter OP_BEQ     = 6'b000_100;
32 parameter OP_BNE     = 6'b000_101;
33 parameter OP_LW      = 6'b100_011;
34 parameter OP_SW      = 6'b101_011;
35
36 assign RegDstD      = ( Op == OP_R_TYPE );
37 assign RegWriteD    = ( Op == OP_R_TYPE ) | ( Op[5:3] == 3'b001 ) | ( Op == OP_LW );
38 assign ALUSrcAD     = 1'b1;          // 这里先设为0
39 assign ALUSrcBD     = ( Op == OP_R_TYPE ) ? 2'b00 : 2'b10;
40 assign MemtoRegD    = ( Op == OP_LW );
41 assign MemReadD     = ( Op == OP_LW );
42 assign MemWriteD    = ( Op == OP_SW );
43 assign JumpD        = ( Op == OP_J );
44
45 always @(*) begin
46     RegReadD[0] <= ( Op == OP_R_TYPE )
47                     || ( Op == OP_LW )
48                     || ( Op == OP_BEQ )
49                     || ( Op == OP_BNE )
50                     || ( Op == OP_SW )
51                     || ( Op[5:3] == 3'b001 );
52     RegReadD[1] <= ( Op == OP_R_TYPE )
53                     || ( Op == OP_BEQ )
54                     || ( Op == OP_BNE )
55                     || ( Op == OP_SW );
56 end
57
58 // always @ (posedge clk) begin
59 always @ (*) begin

```

```

60     if ( Op == OP_BEQ || Op == OP_BNE ) begin
61         ALUCtrlD = `ALU_SUB;
62     end else if ( Op == OP_LW || Op == OP_SW ) begin
63         ALUCtrlD = `ALU_ADD;
64     end else if ( Op == OP_R_TYPE ) begin
65         case (Func)
66             `FUNC_ADD : ALUCtrlD = `ALU_ADD;
67             `FUNC_SUB : ALUCtrlD = `ALU_SUB;
68             `FUNC_SLT : ALUCtrlD = `ALU_LT;
69             `FUNC_AND : ALUCtrlD = `ALU_AND;
70             `FUNC_OR  : ALUCtrlD = `ALU_OR;
71             `FUNC_XOR  : ALUCtrlD = `ALU_XOR;
72             `FUNC_NOR  : ALUCtrlD = `ALU_NOR;
73             default   : ALUCtrlD = 4'b1111;
74         endcase
75     end else if ( Op[5:3] == 3'b001 ) begin
76         case (Op)
77             `FUNC_ADDI : ALUCtrlD = `ALU_ADD;
78             `FUNC_SLTI : ALUCtrlD = `ALU_LT;
79             `FUNC_ANDI : ALUCtrlD = `ALU_AND;
80             `FUNC_ORI  : ALUCtrlD = `ALU_OR;
81             `FUNC_XORI : ALUCtrlD = `ALU_XOR;
82             default   : ALUCtrlD = 4'b1111;
83         endcase
84     end else begin
85         ALUCtrlD = 4'b1111;
86     end
87 end
88
89 //-----
90 endmodule

```

RegisterFile模块设计(RegisterFile.v)

寄存器文件

```

`verilog
1  `timescale 1ns / 1ps
2  module RegisterFile (
3      //-----
4      input          clk,
5      input          rst,
6      //-----
7      input          RegWrite,
8      input  [4:0]    ReadAddr1,
9      output [31:0]   ReadData1,
10     input  [4:0]    ReadAddr2,
11     output [31:0]   ReadData2,
12     input  [4:0]    WriteAddr,
13     input  [31:0]   WriteData,
14     //-----
15     input  [4:0]    addr,
16     output [31:0]   reg_data
17     //-----
18 );
19 //-----
20 reg [31:0]  registers[0:31];
21 assign ReadData1 = registers[ReadAddr1];

```

```

22 assign ReadData2 = registers[ReadAddr2];
23 assign reg_data = registers[addr];
24 integer i;
25 //-----
26 always@(posedge clk or posedge rst)
27 begin
28     if(rst) for (i = 0; i < 32; i = i + 1)
29         begin registers[i][31:0] <= 32'd0; end
30     else if(RegWrite)
31         begin registers[WriteAddr] <= WriteData; end
32     end
33 //-----
34 endmodule

```

ALUInst参数设定 (ALUInst.v)

算术逻辑运算参数设定

```

`verilog
1  `define ALU_AND 4'b0000
2  `define ALU_OR 4'b0001
3  `define ALU_ADD 4'b0010
4  `define ALU_SUB 4'b0110
5  `define ALU_LT 4'b0111
6  `define ALU_NOR 4'b1100
7
8  `define ALU_XOR 4'b1000
9
10 `define FUNC_ADD 6'b100_000
11 `define FUNC_SUB 6'b100_010
12 `define FUNC_SLT 6'b101_010
13 `define FUNC_AND 6'b100_100
14 `define FUNC_OR 6'b100_101
15 `define FUNC_XOR 6'b100_110
16 `define FUNC_NOR 6'b100_111
17
18 `define FUNC_ADDI 6'b001_000
19 `define FUNC_SLTI 6'b001_010
20 `define FUNC_ANDI 6'b001_100
21 `define FUNC_ORI 6'b001_101
22 `define FUNC_XORI 6'b001_110

```

EXSegReg模块设计 (EXSegReg.v)

EXE段寄存器

```

`verilog
1  `timescale 1ns / 1ps
2  module EXSegReg (
3  //-----
4      input          clk,
5      input          en,
6      input          clear,
7  //-----
8      input          [31:0] PCD,
9      output reg     [31:0] PCE,
10     input          [31:0] ImmD,

```

```

11     output reg [31:0] ImmE,
12     input      [31:0] InstrD,
13     output reg [31:0] InstrE,
14     input      [31:0] RegDataAD,
15     output reg [31:0] RegDataAE,
16     input      [31:0] RegDataBD,
17     output reg [31:0] RegDataBE,
18
19     input      RegDstD,
20     output reg RegDstE,
21     input      RegWriteD,
22     output reg RegWriteE,
23     input      ALUSrcAD,
24     output reg ALUSrcAE,
25     input      [1:0] ALUSrcBD,
26     output reg [1:0] ALUSrcBE,
27     input      MemReadD,
28     output reg MemReadE,
29     input      MemWriteD,
30     output reg MemWriteE,
31     input      MemtoRegD,
32     output reg MemtoRegE,
33     input      [3:0] ALUCtrlD,
34     output reg [3:0] ALUCtrlE,
35     input      [1:0] RegReadD,
36     output reg [1:0] RegReadE
37 //-----
38 );
39 always @(posedge clk) begin
40     if (en) begin
41         if (clear) begin
42             PCE      <= 32'b0;
43             ImmE      <= 32'b0;
44             InstrE    <= 32'b0;
45             RegDataAE <= 32'b0;
46             RegDataBE <= 32'b0;
47
48             RegDstE   <= 1'b0;
49             RegWriteE <= 1'b0;
50             ALUSrcAE  <= 1'b0;
51             ALUSrcBE  <= 2'b00;
52             MemReadE  <= 1'b0;
53             MemWriteE <= 1'b0;
54             MemtoRegE <= 1'b0;
55             ALUCtrlE  <= 4'b0;
56             RegReadE  <= 2'b00;
57         end else begin
58             PCE      <= PCD;
59             ImmE      <= ImmD;
60             InstrE    <= InstrD;
61             RegDataAE <= RegDataAD;
62             RegDataBE <= RegDataBD;
63
64             RegDstE   <= RegDstD;
65             RegWriteE <= RegWriteD;
66             ALUSrcAE  <= ALUSrcAD;
67             ALUSrcBE  <= ALUSrcBD;
68             MemReadE  <= MemReadD;
69             MemWriteE <= MemWriteD;
70             MemtoRegE <= MemtoRegD;

```

```

71         ALUCtrlE   <= ALUCtrlD;
72         RegReadE   <= RegReadD;
73     end
74 end
75 end
76 endmodule
77

```

ALU模块设计 (ALU.v)

算术逻辑运算模块

```

```` verilog
1 `timescale 1ns / 1ps
2 `include "ALUInst.v"
3 module ALU (
4 //-----
5 input [31:0] SourceA,
6 input [31:0] SourceB,
7 input [3:0] Ctrl,
8 output reg [31:0] ALUOut,
9 output Zero //
10 //-----
11);
12 //-----
13 assign Zero = (ALUOut == 0);
14 always@(*)
15 begin
16 case (Ctrl)
17 `ALU_AND : ALUOut <= SourceA & SourceB;
18 `ALU_OR : ALUOut <= SourceA | SourceB;
19 `ALU_ADD : ALUOut <= SourceA + SourceB;
20 `ALU_SUB : ALUOut <= SourceA - SourceB;
21 `ALU_LT : ALUOut <= SourceA < SourceB;
22 `ALU_NOR : ALUOut <= ~(SourceA | SourceB);
23 `ALU_XOR : ALUOut <= SourceA ^ SourceB;
24 default : ALUOut <= 32'b0;
25 endcase
26 end
27 //-----
28 endmodule

```

### ### MEMSegReg模块设计 (MEMSegReg.v)

MEM段寄存器

```

```` verilog
1  `timescale 1ns / 1ps
2  module MEMSegReg (
3      //-----
4      input      clk,
5      input      en,
6      input      clear,
7      //-----
8      input      [31:0] PCE,
9      output reg [31:0] PCM,
10     input      [31:0] ForwardDataB,

```



```

11     output reg [31:0] StoreDataM,
12     input      [31:0] ALUOutE,
13     output reg [31:0] ALUOutM,
14     input      [31:0] InstrE,
15     output reg [31:0] InstrM,
16
17     input      RegWriteE,
18     output reg  RegWriteM,
19     input      MemtoRegE,
20     output reg  MemtoRegM,
21     input      MemWriteE,
22     output reg  MemWriteM,
23     input      [4:0] RegDestinationE,
24     output reg [4:0] RegDestinationM
25 //-----
26 );
27 always @(posedge clk) begin
28     if (en) begin
29         if (clear) begin
30             PCM          <= 32'b0;
31             ALUOutM      <= 32'b0;
32             StoreDataM   <= 32'b0;
33             InstrM       <= 32'b0;
34             RegWriteM    <= 1'b0;
35             MemtoRegM    <= 1'b0;
36             MemWriteM    <= 1'b0;
37             RegDestinationM <= 1'b0;
38         end else begin
39             PCM          <= PCE;
40             ALUOutM      <= ALUOutE;
41             StoreDataM   <= ForwardDataB;
42             InstrM       <= InstrE;
43             RegWriteM    <= RegWriteE;
44             MemtoRegM    <= MemtoRegE;
45             MemWriteM    <= MemWriteE;
46             RegDestinationM <= RegDestinationE;
47         end
48     end
49 end
50 endmodule
51

```

WBSegReg模块设计 (WBSegReg.v)

WB段寄存器

```

`verilog
1  `timescale 1ns / 1ps
2  module WBSegReg (
3  //-----
4      input      clk,
5      input      en,
6      input      clear,
7  //-----
8      input      [31:0] Address,
9      input      [31:0] WriteData,
10     input      [31:0] WriteEn,
11     output     [31:0] ReadData,

```

```

12     input      [7:0]   addr,
13     output     [31:0]  mem_data,
14     input      [31:0]  ResultM,
15     output reg  [31:0]  ResultW,
16     input      [4:0]   RegDestinationM,
17     output reg  [4:0]   RegDestinationW,
18     input                               RegWriteM,
19     output reg                               RegWriteW,
20     input                               MemtoRegM,
21     output reg                               MemtoRegW
22 //-----
23 );
24
25 always @(posedge clk) begin
26     if (en) begin
27         if (clear) begin
28             RegWriteW      <= 1'b0;
29             MemtoRegW      <= 1'b0;
30             RegDestinationW <= 5'b0;
31             ResultW        <= 32'b0;
32         end else begin
33             RegWriteW      <= RegWriteM;
34             MemtoRegW      <= MemtoRegM;
35             RegDestinationW <= RegDestinationM;
36             ResultW        <= ResultM;
37         end
38     end
39 end
40
41 wire [31:0] ReadData_Raw;
42 dist_mem_gen_0 data_memory (
43     .a(Address[9:2]), // input wire [7 : 0] a
44     .d(WriteData),    // input wire [31 : 0] d
45     .dpra(addr),      // input wire [7 : 0] dpra
46     .clk(clk),        // input wire clk
47     .we(WriteEn),     // input wire we
48     .spo(ReadData),   // output wire [31 : 0] spo
49     .dpo(mem_data)    // output wire [31 : 0] dpo
50 );
51
52 reg      stall_buf;
53 reg      clear_buf;
54 reg [31:0] ReadData_Old;
55 always @(posedge clk) begin
56     stall_buf      <= ~en;
57     clear_buf      <= clear;
58     ReadData_Old   <= ReadData_Raw;
59 end
60
61 assign ReadData = stall_buf ? ReadData_Old :
62                 ( clear_buf ? 32'b0 : ReadData_Raw);
63
64 endmodule

```

HarzardUnit模块设计(HarzardUnit.v)

气泡，冲刷和旁路信号控制模块

```

`verilog
1  `timescale 1ns / 1ps
2  module HarzardUnit (
3  //-----
4      input          rst,
5      input          BranchE,
6      input          JumpD,
7      input          [4:0] RegSourceAD,
8      input          [4:0] RegSourceBD,
9      input          [4:0] RegSourceAE,
10     input          [4:0] RegSourceBE,
11     input          [4:0] RegDestinationE,
12     input          [4:0] RegDestinationM,
13     input          [4:0] RegDestinationW,
14     input          [1:0] RegReadE,    // 两个源寄存器的使用情况
15     input          MemtoRegE,
16     input          RegWriteM,
17     input          RegWriteW,
18 //-----
19     output reg      StallF,
20     output reg      StallD,
21     output reg      StallE,
22     output reg      StallM,
23     output reg      StallW,
24     output reg      FlushF,
25     output reg      FlushD,
26     output reg      FlushE,
27     output reg      FlushM,
28     output reg      FlushW,
29     output reg [1:0] ForwardAE,
30     output reg [1:0] ForwardBE
31 //-----
32 );
33 //-----
34 always @(*) begin
35     if (rst) begin
36         StallF <= 1'b0; FlushF <= 1'b1;
37         StallD <= 1'b0; FlushD <= 1'b1;
38         StallE <= 1'b0; FlushE <= 1'b1;
39         StallM <= 1'b0; FlushM <= 1'b1;
40         StallW <= 1'b0; FlushW <= 1'b1;
41     end else if ( MemtoRegE &&
42                 RegDestinationE != 5'b0 &&
43                 ( RegDestinationE == RegSourceAD
44                   || RegDestinationE == RegSourceBD )
45                 ) begin
46         StallF <= 1'b1; FlushF <= 1'b0;
47         StallD <= 1'b1; FlushD <= 1'b0;
48         StallE <= 1'b0; FlushE <= 1'b0;
49         StallM <= 1'b0; FlushM <= 1'b0;
50         StallW <= 1'b0; FlushW <= 1'b0;
51     end else if (BranchE) begin
52         StallF <= 1'b0; FlushF <= 1'b0;
53         StallD <= 1'b0; FlushD <= 1'b1;
54         StallE <= 1'b0; FlushE <= 1'b1;
55         StallM <= 1'b0; FlushM <= 1'b0;
56         StallW <= 1'b0; FlushW <= 1'b0;
57     end else if (JumpD) begin
58         StallF <= 1'b0; FlushF <= 1'b0;

```

```

59     StallD <= 1'b0; FlushD <= 1'b1;
60     StallE <= 1'b0; FlushE <= 1'b0;
61     StallM <= 1'b0; FlushM <= 1'b0;
62     StallW <= 1'b0; FlushW <= 1'b0;
63     end begin
64     StallF <= 1'b0; FlushF <= 1'b0;
65     StallD <= 1'b0; FlushD <= 1'b0;
66     StallE <= 1'b0; FlushE <= 1'b0;
67     StallM <= 1'b0; FlushM <= 1'b0;
68     StallW <= 1'b0; FlushW <= 1'b0;
69     end
70 end
71 //-----
72 always @(*) begin
73     if      ( RegReadE[0]
74             && RegWriteM
75             && RegDestinationM != 5'b0
76             && RegDestinationM == RegSourceAE
77             ) begin
78         ForwardAE <= 2'b10;
79     end else if ( RegReadE[0]
80                 && RegWriteW
81                 && RegDestinationW != 5'b0
82                 && RegDestinationW == RegSourceAE
83                 ) begin
84         ForwardAE <= 2'b01;
85     end else begin
86         ForwardAE <= 2'b00;
87     end
88 end
89 //-----
90 always @(*) begin
91     if      ( RegReadE[1]
92             && RegWriteM
93             && RegDestinationM != 5'b0
94             && RegDestinationM == RegSourceBE
95             ) begin
96         ForwardBE <= 2'b10;
97     end else if ( RegReadE[1]
98                 && RegWriteW
99                 && RegDestinationW != 5'b0
100                && RegDestinationW == RegSourceBE
101                ) begin
102         ForwardBE <= 2'b01;
103     end else begin
104         ForwardBE <= 2'b00;
105     end
106 end
107 //-----
108 endmodule
109

```

实验结果：

现场烧录检查：已通过

实现资源消耗与性能统计：

Utilization

Post-Synthesis | Post-Implementation

Graph | Table


Resource	Utilization	Available	Utilization %
LUT	1804	63400	2.85
LUTRAM	513	19000	2.70
FF	1369	126800	1.08
IO	107	210	50.95
BUFG	1	32	3.13

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 17.196 W (Junction temp exceeded!)
Design Power Budget: Not Specified
Power Budget Margin: N/A
Junction Temperature: 103.5°C
Thermal Margin: -18.5°C (-3.8 W)
Effective θ JA: 4.6°C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low

[Launch Power Constraint Advisor](#) to find and fix invalid switching activity



Design Timing Summary

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS): inf		Worst Hold Slack (WHS): inf		Worst Pulse Width Slack (WPWS): NA	
Total Negative Slack (TNS): 0.000 ns		Total Hold Slack (THS): 0.000 ns		Total Pulse Width Negative Slack (TPWS): NA	
Number of Failing Endpoints: 0		Number of Failing Endpoints: 0		Number of Failing Endpoints: NA	
Total Number of Endpoints: 7671		Total Number of Endpoints: 7671		Total Number of Endpoints: NA	

There are no user specified timing constraints.

仿真测试结果:

应用设计：斐波那契数列前20项的计算

```
`` assembly
1 j _start
2 # 计算斐波那契数列的前 20 项并保存在 memory
3 .data
4     .space 200
5 .text
6 _start:
7     addi    $t0, $0, 1           # 200 20080001
8     addi    $t1, $0, 1           # 204 20090001
9     addi    $t2, $0, 20          # 208 200a0014
10    addi    $t3, $0, 0           # 212 200b0000
```

```

11
12  _fibonacii:
13      sw      $t0, ($t3)          # 216 ad680000
14      add     $t4, $t0, $t1      # 220 01096020
15      addi    $t0, $t1, 0        # 224 21280000
16      addi    $t1, $t4, 0        # 228 21890000
17      addi    $t2, $t2, -1       # 232 214affff
18      addi    $t3, $t3, 4        # 236 216b0004
19      bne     $t2, $0, _fibonacii # 240 1540ffff

```

仿真设计: (cpu_sim.v)

```

`verilog
1  module cpu_sim();
2  /**
3  module mipsCPU(
4  //-----
5      input          origin_clk,
6      input          rst,
7  //-----
8      input          run,
9      input  [7:0]    addr,
10     output reg [31:0] pc,
11     output reg [31:0] mem_data,
12     output reg [31:0] reg_data
13 //-----
14 );
15 **/
16 reg      clk, run, rst;
17 reg [7:0] addr;
18 wire [31:0] mem_data;
19 wire [31:0] pc;
20 wire [31:0] reg_data;
21 mips_pipelineCPU cpu(
22     .origin_clk(clk),
23     .rst(rst),
24     .run(run),
25     .addr(addr),
26     .pc(pc),
27     .mem_data(mem_data),
28     .reg_data(reg_data)
29 );
30 initial clk = 1;
31 initial rst = 0;
32 initial addr = 8'd8;
33 initial run = 1'b1;
34 always
35     begin
36         #5 clk = ~clk;
37     end
38 initial
39     begin
40         #10 rst = 1;
41         #5 rst = 0;
42     end
43
44 endmodule

```

结果正确：

波形图：

流水线启动现场：



data_memory中的计算结果：

> [19][31:0]	6765
> [18][31:0]	4181
> [17][31:0]	2584
> [16][31:0]	1597
> [15][31:0]	987
> [14][31:0]	610
> [13][31:0]	377
> [12][31:0]	233
> [11][31:0]	144
> [10][31:0]	89
> [9][31:0]	55
> [8][31:0]	34
> [7][31:0]	21
> [6][31:0]	13
> [5][31:0]	8
> [4][31:0]	5
> [3][31:0]	3
> [2][31:0]	2
> [1][31:0]	1
> [0][31:0]	1

实验总结与感想：

1. 通过实验了解了流水线MIPS-CPU的设计实现，了解了流水线MIPS-CPU的简单应用。

2. 复习了Verilog语法，提高了编程实践能力。