计算机组成原理实验报告

・ 实验题目:数据通路与状态机・ 实验日期:2019年3月29日

・姓名: 张劲暾 ・学号: PB16111485

• 成绩:

实验目的:

1. 排序: s0~s3是x0~x3的排序结果

2. 除法运算: x/y=q...r

实验设计简述与核心代码:

四数排序单元设计 (SORT.v)

```
1
    module SORT(
2
3
        input [3:0] x0,
        input [3:0] x1,
4
        input [3:0] x2,
5
        input [3:0] x3,
6
        input rst,
8
        input clk,
9
10
        output reg [3:0] s0,
        output reg [3:0] s1,
11
12
        output reg [3:0] s2,
        output reg [3:0] s3,
13
        output reg done
14
15
16
        reg [1:0] cmp_count;
17
18
        // cmp_count
        always@(posedge clk or posedge rst) // 状态机, 3种状态
19
20
21
                 if(rst)
                     begin
23
                         cmp count <= 2'b00;</pre>
24
                         done \leq 0;
```

```
25
                     end
26
                 else if(cmp_count == 2'b10)
27
                     begin
28
                         cmp_count <= 2'b00;</pre>
                         done <= 1;
29
30
                     end
31
                 else
32
                     begin
33
                         cmp_count <= cmp_count + 2'b01;</pre>
34
                     end
35
             end
        36
37
        always@(posedge clk or posedge rst)
38
39
             begin
40
                 if(rst)
42
                         \{s0[3:0], s1[3:0], s2[3:0], s3[3:0]\} \leftarrow \{x0[3:0], x1[3:0], x2[3:0], x3[3:0]\};
                     end
43
                 else
44
45
                     begin
                         case(cmp_count)
46
                                                  // 状态一, 1-2比较, 3-4比较
                             2'b00:
47
48
                                  begin
                      \{s0[3:0], s1[3:0]\} \leftarrow (s0[3:0] > s1[3:0]) ? \{s0[3:0], s1[3:0]\} : \{s1[3:0], s0[3:0]\};
49
                      \{s2[3:0], s3[3:0]\} \leftarrow \{s2[3:0] > s3[3:0]\} ? \{s2[3:0], s3[3:0]\} : \{s3[3:0], s2[3:0]\};
50
51
                                                  // 状态二, 1-3比较, 2-4比较
                             2'b01:
52
53
                         \{s0[3:0], s2[3:0]\} \leftarrow \{s0[3:0] > s2[3:0]\}; \{s0[3:0], s2[3:0]\}; \{s2[3:0], s0[3:0]\};
54
55
                        \{s1[3:0], s3[3:0]\} \leftarrow \{s1[3:0] > s3[3:0]\}; \{s1[3:0], s3[3:0]\}; \{s3[3:0], s1[3:0]\};
56
                             2'b10:
                                                  // 状态三, 2-3比较
57
58
                                  begin
                        \{s1[3:0], s2[3:0]\} \leftarrow (s1[3:0] > s2[3:0]) ? \{s1[3:0], s2[3:0]\} : \{s2[3:0], s1[3:0]\};
59
                                  end
60
61
                         endcase
62
                     end
63
64
65
    endmodule
```

除法器设计(DIV.v)

```
module DIV(
input[3:0] x,
input[3:0] y,
input rst,
input clk,
```

```
6
        input input_confer,
7
        output reg [3:0] q,
        output reg [3:0] r,
8
9
        output reg error,
        output reg done
10
11
    );
12
        reg [3:0] tempx;
        reg [3:0] tempy;
13
14
        reg [7:0] temp_x;
        reg [7:0] temp_y;
15
16
        reg [3:0] div_count; // 状态计数
        reg div_on_going;
                              // 运行标志,对应结束标志done
17
        //----
18
        //division vaild
19
20
        always@(*)
21
            begin
22
                error = \sim (|y);
23
        //----
24
        //operator store
25
26
        always@(posedge clk or posedge rst)
27
            begin
                if(rst)
                                               tempx <= 4'b0; tempy <= 4'b0; end
28
                                       begin
                else if(input_confer)
                                               tempx <= x;
2.9
                                       begin
                                                            tempy <= y;
                else
                                       begin
                                               tempx <= tempx; tempy <= tempy; end</pre>
30
31
            end
        //----
32
        //division on going flag
33
        always@(posedge clk or posedge rst)
34
35
            begin
36
                if(rst)
37
                    begin
                       div on going <= 1'b0;
38
                       done <= 1'b0;
39
40
                    end
                else if(input_confer && div_on_going == 1'b0)// 状态机, 八种状态, 四个移位, 四个比较-减法, 交替
41
    出现
                    div_on_going <= 1'b1;</pre>
42
                else if(div_count == 4'd8)
43
                    begin
44
45
                       div on going <= 1'b0;
46
                       done <= 1'b1;</pre>
47
                    end
48
                else
                    div_on_going <= div_on_going;</pre>
49
50
            end
51
52
        //division counter
        {\tt always@(posedge~clk~or~posedge~rst)}
53
            begin
54
                if(rst)
                                       div_count <= 4'b0;</pre>
55
```

```
else if(div_on_going)
56
                                       div_count <= div_count + 4'b1;</pre>
                                       div_count <= 4'b0;</pre>
57
                else
58
            end
         //----
59
         //division
60
         always@(posedge clk or posedge rst)
61
62
            begin
63
                if(rst)
64
                    begin
65
                        temp_x = 8'b0;
66
                        temp_y = 8'b0;
67
                    end
                else if(div_on_going)
68
                    begin
69
                                                              // 四个移位状态
70
                        if(div_count == 4'b0)
71
                            begin
                                temp x \le \{4'b0, tempx\};
72
73
                                temp_y <= {tempy,4'b0};
74
75
                        else if(div count[0] == 1'b1)
                                                             // 四个比较-减法状态
76
                            temp_x <= {temp_x[6:0],1'b0};
77
                        else
                            temp_x \leftarrow (temp_x[7:4] > temp_y[7:4]) ? (temp_x - temp_y + 1) : temp_x;
78
79
                    end
                else
80
81
                    begin
82
                        temp_x = 8'b0;
                        temp_y = 8'b0;
83
84
                    end
85
             end
         //-----
86
87
         //result output
         always@(posedge done or posedge clk or posedge rst)
88
89
            begin
                if(rst)
90
                    begin
91
                        q = 4'b0;
92
                        r = 4'b0;
93
94
                    end
                else if(done)
95
96
                    begin
97
                        q = temp_x[3:0];
98
                        r = temp_x[7:4];
99
                    end
100
                else
101
                    begin
                        q = 4'b0;
102
103
                        r = 4'b0;
104
                    end
105
            end
106
```

实验结果:

现场烧录检查:已通过

实现资源消耗与性能统计:

SORT:

Utilization		Post-Synthesis Post-Implementation				
		Graph Table				
	Resource	Utilization	Available	Utilization %		
	LUT	117	63400	0.18		
	FF	35	126800	0.03		
	IO	35	210	16.67		
	BUFG	1	32	3.13		

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 41.487 W (Junction temp exceeded!)

Design Power Budget: Not Specified

Power Budget Margin: N/A


Junction Temperature: 125.0°C

Thermal Margin: -129.3°C (-27.8 W)

Effective ϑJA : 4.6°C/W Power supplied to off-chip devices: 0 W Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): inf	Worst Hold Slack (WHS): in	nf Worst Pulse Width Slack (WPWS): NA
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.	.000 ns Total Pulse Width Negative Slack (TPWS): NA
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: NA
Total Number of Endpoints: 119	Total Number of Endpoints: 1	19 Total Number of Endpoints: NA

There are no user specified timing constraints.

DIV:

Utilization Post-Synthesis Post-Impleme				
				Graph Table
	Resource	Utilization	Available	Utilization %
	LUT	50	63400	0.08
	FF	34	126800	0.03
	IO	21	210	10.00
	BUFG	1	32	3.13

Summary

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 1.237 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 30.6°C

Thermal Margin: 54.4°C (11.8 W)


Effective ϑJA : 4.6°C/W

Power supplied to off-chip devices: 0 W

Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	inf	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS):	NA
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	NA
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	NA
Total Number of Endpoints:	98	Total Number of Endpoints:	98	Total Number of Endpoints:	NA

There are no user specified timing constraints.


仿真测试结果:

SORT仿真 (test_sort.v)

```
1
    module test_sort(
2
3
        );
        reg [3:0] x0,x1,x2,x3;
4
5
        reg rst,clk;
6
        wire [3:0] s0,s1,s2,s3;
7
        wire done;
8
        SORT
    s(.x0(x0),.x1(x1),.x2(x2),.x3(x3),.rst(rst),.clk(clk),.s0(s0),.s1(s1),.s2(s2),.s3(s3),.done(done));
9
        initial
10
             begin
                 x0 = 4'd3;
11
12
                 x1 = 4'd5;
                 x2 = 4'd1;
13
                 x3 = 4'd10;
14
15
                 rst = 0;
16
                 clk = 0;
                 #5
17
18
                 rst = 1;
19
                 clk = 1;
20
                 #5
21
                 rst = 0;
22
                 clk = 0;
                 #5
23
24
                 clk = 1;
25
                 #5
                 clk = 0;
26
                 #5
27
28
                 clk = 1;
                 #5
29
30
                 clk = 0;
31
                 #5
32
                 clk = 1;
33
                 #5
34
                 clk = 0;
35
                 #5
36
                 clk = 1;
37
                 #5
38
                 clk = 0;
```

```
39 #5
40 clk = 1;
41 end
42 endmodule
43
```

结果正确:




DIV仿真 (test_div.v)

```
module test_div(
1
2
3
      );
      reg [3:0] x,y;
4
5
      reg rst;
6
      reg clk;
7
      reg input confer;
8
      wire [3:0] q,r;
9
      wire error, done;
10
      .done(done));
      initial
11
12
         begin
             x = 4'd11; // 测试 11 / 5 = 2 ... 1
13
             y = 4'd5;
14
             input_confer = 1;
15
             clk = 0;
16
             rst = 0;
17
             #5
18
19
             clk = 1;
20
             rst = 1;
21
22
             clk = 0;
23
             rst = 0;
24
             #5
25
             clk = 1;
```

```
#5
26
27
               clk = 0;
               #5
28
29
               clk = 1;
30
               #5
               clk = 0;
31
32
               #5
33
               clk = 1;
34
               #5
               clk = 0;
35
36
               #5
37
               clk = 1;
               #5
38
               clk = 0;
39
40
               #5
41
               clk = 1;
42
               #5
43
               clk = 0;
44
               #5
45
               clk = 1;
46
               #5
47
               clk = 0;
               #5
48
               clk = 1;
49
               #5
50
51
               clk = 0;
               #5
52
               clk = 1;
53
               #5
54
55
               clk = 0;
56
               #5
57
               clk = 1;
               #5
58
59
               clk = 0;
60
               #5
61
               clk = 1;
               #5
62
               63
               x = 4'd8; // 测试 8 / 8 = 1 ... 0
64
               y = 4'd8;
65
66
               clk = 0;
67
               rst = 0;
68
69
               clk = 1;
70
               rst = 1;
71
               #5
               clk = 0;
72
73
               rst = 0;
               #5
74
75
               clk = 1;
76
               #5
```

```
77
                 clk = 0;
                 #5
78
79
                 clk = 1;
                 #5
80
81
                 clk = 0;
                 #5
82
83
                 clk = 1;
84
                 #5
85
                 clk = 0;
86
                 #5
                 clk = 1;
87
                 #5
88
                 clk = 0;
89
                 #5
90
91
                 clk = 1;
                 #5
92
                 clk = 0;
93
                 #5
94
95
                 clk = 1;
96
                 #5
97
                 clk = 0;
                 #5
98
99
                 clk = 1;
                 #5
100
101
                 clk = 0;
                 #5
102
103
                 clk = 1;
104
                 #5
105
                 clk = 0;
                 #5
106
107
                 clk = 1;
108
                 #5
109
                 clk = 0;
110
                 #5
111
                 clk = 1;
112
                 #5
113
                 clk = 0;
                 #5
114
115
                 clk = 1;
116
                 #5
117
                 clk = 0;
118
119
    endmodule
```

结果正确:



实验总结与感想:

- 1. 通过实验了解了数据通路与状态机的设计实现,了解了数据通路与状态机的简单应用。
- 2. 复习了Verilog语法,提高了编程实践能力。