

# Lab4 Notes

zjx@ustc.edu.cn 2019.4.25


#### 显示区域和定时参数





```
always @(posedge pclk, negedge rstn)
always @(posedge pclk, negedge rstn)
  if (!rstn) hcnt <= 856;
                                                 if (!rstn) vcnt <= 637;
  else if (hcnt == 1039) hcnt <= 0;
                                                 else if (hcnt == 855) begin
  else hcnt <= hcnt + 1;
                                                    if (vcnt == 665) vcnt <= 0;
                                                    else vcnt <= vcnt + 1; end
always @(posedge pclk, negedge rstn)
  if (!rstn) hs \leq 0;
                                               assign hen = hcnt < 800;
  else if (hcnt == 975) hs <= 1;
                                               assign ven = vcnt < 600;
                                               assign vrgb = (vhen & hen) ? vdata : 0;
  else if (hcnt == 855) hs <= 0;
```

## 显示区域和定时参数



#### Verilog 编码细节

- 行/场同步信号: 建议用寄存器输出
  - 出错现象:不显示
- 像素信号: 注意消隐, 建议用寄存器输出
  - 出错现象:不显示,显示出现色散
  - 由于存储器和控制器速度限制导致,降低时钟频率,例如,选择800x600@60Hz (40MHz)
- 其他疏忽
  - if ... else的匹配
  - begin ... end语句块
  - 变量位宽的匹配

## The End