

MID-TERM

ECE 375

Computer Organization and Assembly Language Programming

Winter 2018

Instructions

This exam consists of four hand-graded problems that should be presented in a well-organized and readable form. Be sure to state assumptions and explanatory comments as needed to clarify your work. For reference, you may use one 8.5x11 sheet of notes.

Name_

I.D.____

Problem #1 (25 pts)	<u>24</u>
Problem #2 (25 pts)	<u>25</u>
Problem #3 (25 pts)	<u>25</u>
Problem #4 (25 pts)	<u>20</u>
Total	<u>94</u>

Problem #1 [25 pts]


Answer the following AVR related questions:

[5 pts]

(a) Which of the machine code shown below is equivalent to the AVR instruction `ldi r26, 30`?

- (1) 1110 1101 0100 0110
- (2) 1110 0001 1010 1110
- (3) 1110 0011 1010 0000
- (4) 1110 0000 1010 0010
- (5) None of the above

1110 kkkk dddd kkkk
(leading 1 implied)




[5 pts]

(b) What decimal values will be contained in registers r1 and r2 after the execution of the following AVR code:

```
ldi r16, $18
1 mov r2, r16
2 mov r1, r2
3 rol r2 ; Assume carry bit is 0
4 sub r2, r1
```

- (1) r1 = 18, r2 = 18
- (2) r1 = 24, r2 = 0
- (3) r1 = 24, r2 = 24
- (4) r1 = 24, r2 = 48
- (5) None of the above



[15 pts]

(c) Based on the initial register and data memory contents shown below (represented in hexadecimal), show how these contents are modified (in hexadecimal) after executing each of the following AVR assembly instructions. Do not be concerned about what happens to the Status Register (SREG) *after* the operation.

Instructions are unrelated.

- (i) CP R2, R1
- (ii) ST -Y, R3
- (iii) LSR R2
- (iv) NEG R3
- (v) SBIW R29:R28, \$1F

Registers		Data Memory	
R0	01	0100	01
R1	05	0101	BE
R2	1B	0102	35
R3	07	0103	EC
R4	01	0104	48
X	0106	0105	2D
Y	0102	0106	04
SREG	FF	0107	02

(i) Compares contents of R2 and R1 (R2-R1), uses result to set status register flags. No registers / data memory are modified.

(ii) Stores the value contained in R3 (\$07) into the pre-decremented address pointed to by the Y register.

Y is initially pointing to \$0102, so \$0102 - 1 = \$0101.
Therefore, after this operation, \$0101 in the data memory contains \$07.

(iii) Performs the logical shift right operation on R2, shifting a 0 into the most significant bit (and putting the lsb into the carry bit in SREG).

R2 ⇒ \$1B = 0001 1011
0 >> 1 = 0000 1101
= \$0D is the new value in R2

(iv) The two's complement of R3 is taken.

R3 \$07 = 0000 0111
+ 1111 1000

1111 1001 ⇒ \$F9 is now stored in R3.


(v) The immediate (constant) value is subtracted from R29:R28, the Y register.

\$0102 - \$1F ⇒ 258 - 31 = 227 ⇒ \$E3

The value contained in Y is now \$00D3

Problem #2 [25 pts]

Consider the internal structure of the pseudo-CPU discussed in class augmented with a *single-port register file* (i.e., only one register value can be read at a time) containing 32 8-bit registers (R0-R31). Suppose the pseudo-CPU can be used to implement the AVR instruction `LD R3, Y+`. Give the sequence of microoperations required to Fetch and Execute AVR's `LD R3, Y+` instruction. Your solutions should result in exactly 6 cycles for the fetch cycle and 7 cycles for the execute cycle. You may assume only the AC and PC registers have the capability to increment/decrement itself. Assume MDR is 8-bit wide (which implies that memory is organized into consecutive addressable bytes), and AC, PC, IR, and MAR are 16-bit wide. Also, assume Internal Data Bus is 16-bit wide and thus can handle 8-bit or 16-bit (as well as portion of 8-bit or 16-bit) transfers in one microoperation.



Load value from memory pointed to by Y into R3, post-inc Y.


Fetch:

- (1) $MAR \leftarrow PC$; fetch first byte
- (2) $MDR \leftarrow M(MAR), PC \leftarrow PC + 1$; read first byte, increment PC
- (3) $IR(15:8) \leftarrow MDR$; Send first byte to high (IR)
- (4) $MAR \leftarrow PC$; fetch second byte
- (5) $MDR \leftarrow M(MAR), PC \leftarrow PC + 1$; read second byte, increment PC
- (6) $IR(7:0) \leftarrow MDR$; Send second byte into low (IR)

* Now, IR has the whole instruction.

Execute:

- (1) $MAR(15:8) \leftarrow R29, AC(15:8) \leftarrow R29$
- (2) $MAR(7:0) \leftarrow R28, AC(7:0) \leftarrow R28$
- (3) $MDR \leftarrow M(MAR), AC \leftarrow AC + 1$
- (4) $R29 \leftarrow AC(15:8)$
- (5) $R28 \leftarrow AC(7:0)$
- (6) $R3 \leftarrow MDR$
- (7)



(1)/(2): put address stored in Y into MAR and AC
 ; (3) load value in address into MDR, increment AC
 ; (4)/(5) store the incremented address back into Y

25/25

Problem #3 [25 pts]

Consider the following AVR assembly code for Lab. #5 that performs 16-bit by 16-bit multiplication (with some information missing). Assume the data memory locations \$0100 through \$0107 initially have the following values:

Address	content
0100	0C } * Addr A (x)
0101	00 }
0102	0F } * Addr B (y)
0103	02 }
0104	00 }
0105	00 }
0106	00 }
0107	00 }

1) 00

000C
x 020F

```
.include "m128def.inc"
.def rlo = r0
.def rhi = r1
.def zero = r2
.def A = r3
.def B = r4
.def oloop = r17
.def iloop = r18
.org $0000
```

```
; Include definition file
; Low byte of MUL result
; High byte of MUL result
; Zero register
; An operand
; Another operand
; Outer Loop Counter
; Inner Loop Counter
```

25

```
1. rjmp INIT
   .org $0046
2. INIT: clr zero ; Set zero register to zero
3. MAIN: ldi YL, low(addrB) ; Load low byte }
4. ldi YH, high(addrB) ; Load high byte } operand 1
5. ldi ZL, low(LAddrP) ; Load low byte
6. ldi ZH, high(LAddrP) ; Load high byte
7. ldi oloop, 2 ; Load counter
8. MUL16_OLOOP: ldi XL, low(addrA) ; Load low byte }
9. ldi XH, high(addrA) ; Load high byte } operand 2
10. ldi iloop, 2 ; Load counter
11. MUL16_ILOOP: ld A, X+ ; Get byte of A operand
12. ld B, Y+ ; Get byte of B operand
13. mul A, B ; Multiply A and B
14. ld A, Z+ ; Get a result byte from memory
15. ld B, Z+ ; Get the next result byte from memory
16. add rlo, A ; rlo <= rlo + A
17. adc rhi, B ; rhi <= rhi + B + carry
18. ld A, Z ; Get a third byte from the result
19. adc A, zero ; Add carry to A
20. st Z, A ; Store third byte to memory
21. st -Z, rhi ; Store second byte to memory
22. st -Z, rlo ; Store first byte to memory
23. adiw ZH:ZL, 1 ; Z <= Z + 1
24. dec iloop ; Decrement counter
25. brne MUL16_ILOOP ; Loop if iLoop != 0
26. sbiw ZH:ZL, 1 ; Z <= Z - 1
27. adiw YH:YL, 1 ; Y <= Y + 1
28. dec oloop ; Decrement counter
29. brne MUL16_OLOOP ; Loop if oLoop != 0
30. Done: rjmp Done
```

```
.org $0100
addrA: .byte 2
addrB: .byte 2
LAddrP: .byte 4
```

00 0C
Y = 02
X = 0C, 00

A = 0C
B = 02

A = 04
B = 00

rhi rlo

00 04 00

A = 0C
x B = 0F

0B4

A 00 00 00
B 00

rlo =
rhi =

loop 2 st+ 00 00 00 00

rlo rhi
r0 r1

A4 0
0 0

A+3, R12

25/25

Problem #3 (cont.)

[5 pts]

(a) What are the two 16-bit values (in hexadecimal) being multiplied?

[5 pts]

(b) What are the contents of memory locations pointed to by LAddrP, LAddrP+1, LAddrP+2, and LAddrP+3 after the loop MUL16_ILOOP (lines 11-25) completes for the first time?

[5 pts]

(c) What are the contents of memory locations pointed to by LAddrP, LAddrP+1, LAddrP+2, and LAddrP+3 after the loop MUL16_ILOOP (lines 11-25) completes for the second time?

[5 pts]

(d) What are the contents of memory locations pointed to by LAddrP, LAddrP+1, LAddrP+2, and LAddrP+3 after the loop MUL16_ILOOP (lines 11-25) completes for the third time?

[5 pts]

(e) What are the contents of memory locations pointed to by LAddrP, LAddrP+1, LAddrP+2, and LAddrP+3 after the loop MUL16_ILOOP (lines 11-25) completes for the fourth time?

~~\$000C~~
and ~~\$020F~~

a) The two operands are \$000C and \$020F.

b)

LAddrP	By
LAddrP+1	00
r2	00
r3	00

c)

t0	By
t1	00
t2	00
t3	00

Same because X(high) = 00

d)

t0	By
t1	18
t2	00
t3	00

e)

t0	R4
t1	18
t2	00
t3	00

Same because X(high) = 00

Problem #4 [25 pts]

Consider the AVR assembly code shown below with its equivalent (partially completed) binaries on the right for Problem #3. Determine the values for the following:

- rd dddd rrrr (@ address \$0046)
- KKKK dddd KKKK (@ address \$0049)
- KKKK dddd KKKK (@ address \$004B)
- d dddd (@ address \$004F)
- rd dddd rrrr (@ address \$0055)
- KKdd KKKK (@ address \$005B)
- kk kkkk k (@ address \$005D)
- kkkk kkkk kkkk (@ address \$0062)

		Address	Binary
	.org \$0000	0000:	1100 kkkk kkkk kkkk
	rjmp INIT		
	.org \$0046
INIT:	clr r2	0046:	0010 01rd dddd rrrr
MAIN:	ldi YL, low(addrB)	0047:	1110 KKKK dddd KKKK
	ldi YH, high(addrB)	0048:	1110 KKKK dddd KKKK
	ldi ZL, low(LAddrP)	0049:	1110 KKKK dddd KKKK
	ldi ZH, high(LAddrP)	004A:	1110 KKKK dddd KKKK
	ldi r17, 2	004B:	1110 KKKK dddd KKKK
MUL16_OLOOP:	ldi XL, low(addrA)	004C:	1110 KKKK dddd KKKK
	ldi XH, high(addrA)	004D:	1110 KKKK dddd KKKK
	ldi r18, 2	004E:	1110 KKKK dddd KKKK
MUL16_ILOOP:	ld r3, X+	004F:	1001 000d dddd 1101
	ld r4, Y	0050:	1000 000d dddd 1000
	mul r3, r4	0051:	1001 11rd dddd rrrr
	ld r3, Z+	0052:	1001 000d dddd 0001
	ld r4, Z+	0053:	1001 000d dddd 0001
	add r0, r3	0054:	0000 11rd dddd rrrr
	adc r1, r4	0055:	0001 11rd dddd rrrr
	ld r3, Z	0056:	1000 000d dddd 0000
	adc r3, r2	0057:	0001 11rd dddd rrrr
	st Z, r3	0058:	1000 001d dddd 0000
	st -Z, r1	0059:	1001 001d dddd 0010
	st -Z, r0	005A:	1001 001d dddd 0010
	adiw ZH:ZL, 1	005B:	1001 0110 KKdd KKKK
	dec r18	005C:	1001 010d dddd 1010
	brne MUL16_ILOOP	005D:	1111 01kk kkkk k001
	sbiw ZH:ZL, 1	005E:	1001 0111 KKdd KKKK
	adiw YH:YL, 1	005F:	1001 0111 KKdd KKKK
	dec r17	0060:	1001 010d dddd 1010
	brne MUL16_OLOOP	0061:	1111 01kk kkkk k001
Done:	rjmp Done	0062:	1100 kkkk kkkk kkkk
	.org \$0100		
addrA:	.byte 2		
addrB:	.byte 2		
LAddrP:	.byte 4		

a) 0010 01rd dddd rrrr (change chr Rd)
 0010 0100 0010 0010 = Rd ← Rd ⊕ Rd

b) 1110 KKKK dddd KKKK ; low(LAddrP) = \$04
 1110 0000 1110 0100
 ZH = 31 = 11111
 (leading 1 assumed)

c) 1110 KKKK dddd KKKK \$02 loaded in
 1110 0000 0001 0010
 17 = 10001

d) 1001 000d dddd 1101 \$3 = 00011
 1001 0000 0011 1101

e) 0001 11rd dddd rrrr
 0001 1100 0001 0100
 r1 = 00001
 r4 = 00100

f) 1111 01kk KKKK k001
 1111 0101 1000 1001
 g = -15
 = 15 = 01111

h) 1100 KKKK KKKK KKKK
 1100 1111 1111 1111
 two's comp encoding

A) -3

ECE 375 Midterm 1 Solutions (only for stuff I got wrong).

- for #1: m3- converted 227 from dec to hex.

- for #4:

b) binary encoding of $ldi\ zl, \text{low}(\text{LAddrP})$ $30 = 11110$ (offset)

$$\begin{array}{r} 1110 \text{ KKKK addd KKKK} \\ = 1110 \quad \underline{0000} \quad \underline{1110} \quad \underline{0100} \\ = \end{array}$$

(misread, thought it had ZH)

f) $adiw\ zh:zl, 1$

$$\begin{array}{r} 1001 \quad 0110 \quad \text{kkdd} \quad \text{kkkk} \\ 1001 \quad 0110 \quad \underline{0011} \quad \underline{0001} \end{array}$$

25:24 (offset), Y, X, and 25:24 are all valid.

(Z=11, Y=10, X=01, 25:24=00).

g) $brw\ MVL16_ELAH$

(brw up to 304F)

$$\begin{array}{r} 1111 \quad 01\text{kk} \quad \text{kkkk} \quad \text{k001} \\ 1111 \quad 01\text{11} \quad \underline{1000} \quad \underline{1001} \end{array}$$

$$\$004F - (\$0050 + 1)$$

$$= -\$000F = -0000\ 0000\ 0000\ 1111$$

$$\hookrightarrow \text{two's comp} = 0b\ 1111\ 1111\ 1111\ 0001$$

h) $vjwp\ Pone$

(address 0062)

$$\begin{array}{r} 1100 \quad \text{kkkk} \quad \text{kkkk} \quad \text{kkkk} \\ 1100 \quad \underline{1111} \quad \underline{1111} \quad \underline{1111} \end{array}$$

$$\$0062 - (\$0062 + 1) = -1 = -0000\ 0000\ 0000\ 0001$$

$$\hookrightarrow \text{two's comp} = 1111\ 1111\ 1111\ 1111$$

Consider the following AVR code segment:

```
.include "m128def.inc"
.def mpr = r16
.def zero = r17
.equ BASEADDR = $01F0
```

START:

```
.org $0000
RJMP INIT
.org $000A
RCALL ISR
RETI
```

INIT:

```
CLR zero
...
```

; Set up stack pointer, I/O, and Interrupts

ISR:

ldi r27, HIGH(BASEADDR)	(1)}	(1) - load BASEADDR into X, one byte at a time.
ldi r26, LOW(BASEADDR)	(2)}	
in mpr, PIN_D	(3)}	(2) - read input from Port D
add r26, mpr	(4)}	(3) - add input to X (address arithmetic)
ld r27, zero	(5)}	
ld mpr, X	(6)}	(4) - load value in X
out PORTB, mpr	(7)}	(5) - output value
reti	(8)}	(6) - return from interrupt.

31 }
24 }
27 }
26 }

The eight lines of code for the sub-routine ISR shown above should function as follows:

1. Initialize X-pointer to BASEADDR ✓
2. Read the input from Port D. ✓
3. Add the input to the X-pointer ✓
4. Load the value pointed to by X ✓
5. Output that value to Port B ✓
6. Go back to whatever it was doing before the interrupt occurred ✓

Write the code for lines (1-8) so that the subroutine ISR works properly. Assume the subroutine INIT has already set up the stack, I/O, and interrupts.

18/20

ECE 375

Winter 2018

Quiz #1

Name: _____

Based on the initial register and data memory contents shown below (represented in hexadecimal), show how these contents are modified (in hexadecimal) after executing each of the following AVR assembly instructions. Do not be concerned about what happens to the Status Register (SREG) after the operation. Instructions are unrelated.

- (a) ldi r26, 36
- (b) ldd r4, Y+0x05
- (c) lsl r2
- (d) mul r1, r3
- (e) sts \$0107, r29

Registers			Data Memory	
R0	01		0100	01
R1	05		0101	BE
R2	1B		0102	35
R3	07		0103	EC
R4	01		0104	48
X	27	0106 26	0105	2D
Y	29	0102 25	0106	04
SREG	FF		0107	02

\$24
↑

(a) Register 26 (lower half of register X) is loaded with a constant ("immediate") decimal value of 36.
(∴ X now contains \$0124)

(b) Register 04 is loaded with the contents of Y register's effective address offset by 5;
(\$0102) (\$0107)

∴ register 4 is loaded with the value \$02

(c) The "logical shift left" operation is applied to register 02, where - in a 0 is shifted into the least significant bit, bumping up every other bit. The previous most significant bit is no longer contained w/in R02, it's placed into the "C" SR flag.

Contents of R2 prior to shift: \$05 = 0000 0101

Contents of R2 after shift: 0000 1010 = \$0A

\$36

(d) The contents of R1 and R3 are multiplied, and placed/stored within R1.

(\$05)(\$07) = (5 * 7) = 35 = \$23

R0 = \$23

R1 = \$00

(e) The contents of R29 (upper half of Y register) are stored directly into SPAR address

\$0107. The address \$0107 now contains the value \$01.