

ADD Rd, Rr Add two Registers Rd-Rd+Rr 0000, 11rd, dddd, rrrr

ADIW Rd1,K Add Immediate to Word Rdh:Rdl-Rdh:Rdl+K Z,C,N,V,S 2 : 1001, 0110, KKdd, KKKK

AND Rd, Rr Logical AND Registers Rd- RdAndRr Z,N,V 1 : 0010, 00rd, dddd, rrrr

ANDI Rd, K Logical AND Register and Constant Rd-Rd&K Z,N,V 1 : 0111, KKKK, dddd, KKKK

ASR Rd Arithmetic Shift Right Rd(n) - Rd(n+1), n=0-6 Z,C,N,V: 11001, 010d, dddd, 0101

BCLR s Flag Clear SREG(s) - 0 : 1001, 0100, 1ass, 1000

BLD Rd, b Bit load from T to Register Rd(b) - T None: 11111, 100d, dddd, 0bbb

BLR s, k Branch if Status Flag Clear: if (SREG(s)=0) then PC-PC+k1 None 1/2 : 1111, 01kk, kkkk, ksss

BRBS s, k Branch if Status Flag Set: if (SREG(s)=1) then PC-PC+k1 None 1/2 : 1111, 01kk, kkkk, ksss

BRCC k Branch if Carry Cleared if (C=0) then PC-PC+k1 None 1/2 : 1111, 01kk, kkkk, k000

BRCS k Branch if Carry Set if (C=1) then PC-PC+k1 None 1/2 : 1111, 00kk, kkkk, k000

BREK Break For On-chip Debug Only None N/A : 1001, 0101, 1001, 1000

BREQ k Branch if Equal if (Z=1) then PC-PC+k1 None 1/2 : 1111, 00kk, kkkk, k001

BRC k Branch if Greater or Equal, Signed if (N@V=0) then PC-PC+k1 None 1/2 : 1111, 01kk, kkkk, k100

BRHC k Branch if Half Carry Flag Cleared if (H=0) then PC-PC+k1 None 1/2 : 1111, 01kk, kkkk, k101

BRHS k Branch if Half Carry Flag Set if (H=1) then PC-PC+k1 None 1/2 : 1111, 00kk, kkkk, k101

BRID k Branch if Interrupt Disabled if (I = 0) then PC-PC+k1 None 1/2 : 1111, 01kk, kkkk, k111

BRIE k Branch if Interrupt Enabled if (I=1) then PC-PC+k1 None 1/2 : 1111, 00kk, kkkk, k111

BRLO k Branch if Lower if (C=1) then PC-PC+k1 None 1/2 : 1111, 00kk, kkkk, k000

BRLT k Branch if Less Than Zero, Signed if (N@V=1) then PC-PC+k1 None 1/2 : 1111, 00kk, kkkk, k100

BRMI k Branch if Minus if (N=1) then PC-PC+k1 None 1/2 : 1111, 00kk, kkkk, k010

BRNE k Branch if Not Equal if (Z=0) then PC-PC+k1 None 1/2 : 1111, 01kk, kkkk, k001

BRPL k Branch if Plus if (N=0) then PC-PC+k1 None 1/2 : 1111, 01kk, kkkk, k010

BRSH k Branch if Same or Higher if (C=0) then PC-PC+k1 None 1/2 : 1111, 01kk, kkkk, k000

BRTC k Branch if T Flag Cleared if (T=0) then PC-PC+k1 None 1/2 : 1111, 01kk, kkkk, k110

BRTS k Branch if T Flag Set if (T=1) then PC-PC+k1 None 1/2 : 1111, 00kk, kkkk, k110

BRVC k Branch if Overflow Flag is Cleared if (V=0) then PC-PC+k1 None 1/2 : 1111, 01kk, kkkk, k011

BRVS k Branch if Overflow Flag is Set if (V=1) then PC-PC+k1 None 1/2 : 1111, 00kk, kkkk, k011

BSRST s Flag Set SREG(s) 1 SREG(s) : 1001, 00ss, 1000, 0000

BSRST R, b Bit Store from Register to T - R(b) T : 1111, 010d, dddd, 0bbb

CALL k Direct Subroutine Call PC-k None 4 : 1001, 010k, kkkk, 11kk, kkkk, kkkk, kkkk

CBF P,b Clear Bit in I/O Register (P,b) - 0 None 2 : 1001, 1000, AAAA, Abbb

CBR Rd, K Clear Bit(s) in Register Rd-Rd&(SFF-K) Z,N,V 1 One Register : 0111, KKKK, dddd, KKKK (K, C)

CLC Clear Carry C - 0 C 1 : 1001, 0100, 1000, 1000

CLH Clear Half Carry Flag in SREG H - 0 H 1 : 1001, 0100, 1101, 1000

CLI Global Interrupt Disable I - 0 I 1 : 1001, 0100, 1111, 1000

CLN Clear Negative Flag N - 0 N 1 : 1001, 0100, 1010, 1000

CLR Rd Clear Register Rd-Rd&Rd Z,N,V : 0010, 010d, dddd, dddd

CLS Clear Signed Test Flag S - 0 S 1 : 1001, 0100, 1100, 1000

CLT Clear T in SREG T - 0 T 1 : 1001, 0100, 1110, 1000

CLV Clear Two's Complement Overflow V - 0 V 1 : 1001, 0101, 0100, 1011, 1000

CLZ Clear Zero Flag Z - 0 Z 1 : 1001, 0100, 1001, 1000

COM Rd One's Complement Rd-SFF-Rd Z,C,N,V 1 : 1001, 010d, dddd, 0000

CP Rd,Rr Compare Rd - Rr Z, N,V,C,H 1 : 0001, 01rd, dddd, rrrr

CPC Rd,Rr Compare with Carry Rd - Rr - C Z, N,V,C,H 1 : 0000, 01rd, dddd, rrrr

CPI Rd,K Compare Register with Immediate Rd - K Z, N,V,C,H 1 : 0011, KKKK, dddd, KKKK

CPSE Rd,Rr Compare, Skip if Equal if (Rd = Rr) PC-PC+2 or 3 None 1/2/ 3 : 0001, 00rd, dddd, rrrr

DEC Rd Decrement Rd-Rd-1 Z,N,V 1 : 1001, 010d, dddd, 1010

ELRPM Extended Load Program Memory R0 - (RAMPF:Z) None 3 : 1001, 0101, 1101, 1000

ELPM Rd, Z Extended Load Program Memory Rd - (RAMPF:Z) None 0001, 000d, dddd, 0110

ELPM Rd, Z Extended Load Program Memory and Post-Inc Rd - (RAMPF:Z), RAMPF:Z - RAMPF:Z+1 None 3 Store to Program Memory : 1001, 000d, dddd, 0111

EOR Rd, Rr Exclusive OR Registers Rd-Rd&Rr Z,N,V 1 : 0010, 01rd, dddd, rrrr

FMUL Rd, Rr Fractional Multiply Unsigned R1:R0-(Rd&Rr)<<1 Z,C 2 : 0000, 0011, 0dd, 1rrr

FRMUL Rd, Rr Fractional Multiply Signed R1:R0-(Rd&Rr)<<1 Z,C 2 : 0000, 0011, 0dd, 0rrr

FRMULSU Rd, Rr Fractional Multiply Signed with Unsigned R1:R0-(Rd&Rr)<<1 Z,C 2 : 0000, 0011, 1dd, 1rrr

ICALL Indirect Call to (Z) PC-Z None 3 : 1001, 0101, 0000, 1001

IJMP Indirect Jump to (Z) PC-Z None 2 : 1001, 0100, 0000, 1001

IN Rd, P In Port Rd - P None 1 : 1011, 0AA, dddd, AAAA

INC Rd Increment Rd-Rd+1 Z,N,V 1 : 1001, 010d, dddd, 0011

LD PC Direct Jump PC-k None 3 Subroutine Call - Rd(k) None 2 : 1001, 010k, kkkk, 110k, kkkk, kkkk, kkkk

LD Rd, X Load Indirect Rd - (X) None 2 : 1001, 000d, dddd, 1001

LD Rd, X+ Load Indirect and Post-Inc. Rd - (X), X - X + 1 None 2 : 1001, 000d, dddd, 1101

LD Rd, -X Load Indirect and Pre-Dec. X - X - 1, Rd - (X) None 2 : 1001, 000d, dddd, 1110

LD Rd, Y Load Indirect Rd - (Y) None 2 : 1000, 000d, dddd, 1000

LD Rd, Y+ Load Indirect and Post-Inc. Rd - (Y), Y - Y + 1 None 2 : 1001, 000d, dddd, 1001

LD Rd, -Y Load Indirect and Pre-Dec. Y - Y - 1, Rd - (Y) None 2 : 1001, 000d, dddd, 1010

LD Rd, Z Load Indirect Rd - (Z) None 2 : 1000, 000d, dddd, 0000

LD Rd, Z+ Load Indirect and Post-Inc. Rd - (Z), Z - Z+1 None 2 : 1001, 000d, dddd, 0001

LD Rd, -Z Load Indirect and Pre-Dec. Rd - (Z), Z - Z-1 None 2 : 1001, 000d, dddd, 0010

LDD Rd,Y,q Load Indirect with Displacement Rd - (Y + q) None 2 : 10q0, qq0d, dddd, 1qqq

LDD Rd, Z+q Load Indirect with Displacement Rd - (Z + q) None 2 : 10q0, qq0d, dddd, 0qqq

LDI Rd, K Load Immediate Rd - K None 1 Load from Memory : 1110, KKKK, dddd, KKKK

LDS Rd, k Load Direct from data Rd - (k) None 2 : 1001, 000d, , dddd, 0000, kkkk, kkkk, kkkk, kkkk

LDS Rd, k Load Direct from SRAM Rd - (k) None 2 : 1010, 00kk, dddd, kkkk

LPM Load Program Memory R0 - (Z) None 3 : 1001, 0101, 1100, 1000

LPM Rd, Z Load Program Memory Rd - (Z) None 3 : 1001, 000d, dddd, 0100

LPM Rd, Z+ Load Program Memory and Post-Inc Rd - (Z), Z - Z+1 None 3 : 1001, 000d, dddd, 0101

LSR Rd Logical Shift Right Rd(n+1)-Rd(n) Z,C,N,V 1 : 0000, 11dd, dddd, dddd

LSR Rd Logical Shift Right, C Subsequent Call - Rd(7)-0 Z,C,N,V 1 : 1001, 010d, dddd, 0110

MOV Rd, Rr Move Between Registers Rd - Rr None 1 : 0010, 11rd, dddd, rrrr

MOVW Rd, Rr Copy Register Word Rd+1:Rd - Rr+1:Rr None 1 : 0000, 0001, dddd, rrrr

MUL Rd, Rr Multiply Unsigned R1:R0-Rd&Rr Z,C 2 : 1001, 11rd, dddd, rrrr

MULS Rd, Rr Multiply Signed R1:R0-Rd&Rr Z,C 2 : 0000, 0010, dddd, rrrr

MULSU Rd, Rr Multiply Signed with Unsigned R1:R0-Rd&Rr Z,C 2 : 0000, 0011, 0dd, 0rrr

NEG Rd Two's Complement Rd-S00-Rd Z,C,N,V,H 1 : 1001, 010d, dddd, 0001

NOF No Operation None 1 : 0000, 0000, 0000, 0000

OR Rd, Rr Logical OR Registers Rd- RdVRr Z,N,V 1 : 0010, 10rd, dddd, rrrr

ORI Rd, Rr Logical OR Register and Constant Rd- RdVK Z,N,V 1 : 0110, KKKK, dddd, KKKK

OUT P, R R Out Port P - R None 1 Stack Manipulation : 1011, 1AA, rrrr, AAAA

POP Rd Pop Register from Stack - STACK None 2 : 1001, 000d, dddd, 1111

PUSH Rr Push Register on Stack STACK - Rr None 2 : 1001, 001d, dddd, 1111

RCALL k Relative Subroutine Call PC-PC+k-1 None 3 : 1101, kkkk, kkkk, kkkk

RET Subroutine Return PC-STACK None 4 : 1001, 0101, 0000, 1000

RETI Return from Interrupt PC-STACK I 4 Compare : 1001, 0101, 0001, 1000

RJMP k Relative Jump PC-PC+k-1 None 2 : 1100, kkkk, kkkk, kkkk

ROL Rd Rotate Left Through Carry Rd(0)-C, Rd(n+1)-Rd(n), C-Rd(7) Z,C,N,V 1 : 0001, 11dd, dddd, dddd

ROR Rd Rotate Right Through Carry Rd(7)-C, Rd(n)-Rd(n+1), C-Rd(0) Z,C,N,V 1 : 1001, 010d, dddd, 0111

SBC Rd, Rr Subtract with Carry two Registers Rd-Rd-Rr-C Z,C,N,V,H 1 0000, 10rd, dddd, rrrr

SBCI Rd, K Subtract with Carry Constant from Reg. Rd-Rd-K-C Z,C,N,V,H 1 : 0100, KKKK, dddd, KKKK

SBIC P,b Set Bit in I/O Register (P,b) - 0 None 2 : 1001, 101b, dddd, Abbb

SBIC P, b Skip if Bit in I/O Register Cleared if (P(b)=0) PC-PC+2 or 3 None 1/2/3 : 1001, 1001, AAAA, Abbb

SBIS P, b Skip if Bit in I/O Register is Set if (P(b)=1) PC-PC+2 or 3 None 1/2/3 : 1001, 1011, AAAA, Abbb

SBISW Rd1,K Subtract Immediate from Word Rdh:Rdl-Rdl-K Z,C,N,V,S 2 : 1001, 0111, KKdd, KKKK

SRB Rd, K Set Bit(s) in Register Rd-RdVK Z,N,V 1 : 0110, KKKK, dddd, KKKK

SBRC Rr, b Skip if Bit in Register Cleared if (Rr(b)=0) PC-PC+2 or 3 None 1/2/3 : 1111, 110r, rrrr, 0bbb

SBRS Rr, b Skip if Bit in Register is Set if (Rr(b)=1) PC-PC+2 or 3 None 1/2/3 : 1111, 111r, rrrr, 0bbb

SEC Set Carry C - 1 C 1 : 1001, 0100, 0000, 1000

SEH Set Half Carry Flag in SREG H - 1 H 1 : 1001, 0100, 0101, 1000

SEI Global Interrupt Enable I - 1 I 1 : 1001, 0100, 0111, 1000

SEN Set Negative Flag N - 1 N 1 : 1001, 0100, 0010, 1000

SER Rd Set Register Rd-SFF None 1 : 1110, 1111, dddd, 1111

SES Set Signed Test Flag S - 1 S 1 : 1001, 0100, 0100, 1000

SET Set T in SREG T - 1 T 1 : 1001, 0100, 0110, 1000

SEV Set Two's Complement Overflow. V - 1 V 1 : 1001, 0100, 0011, 1000

SEZ Set Zero Flag Z - 1 Z 1 : 1001, 0100, 0001, 1000

SLEEP Sleep (see specific descr. for Sleep function) None 1 : 1001, 0101, 1000, 1000

SFPM Store Program Memory (Z) - R1:R0 None - Load/Store from/to I/O Register : 1001, 0101, 1110, 1000

ST X, Rr Store Indirect (X) - Rr None 2 : 1001, 001r, rrrr, 1100

ST Xr, Rr Store Indirect and Post-Inc. (X) - Rr, X - X + 1 None 2 : 1001, 001r, rrrr, 1101

ST -Xr, Rr Store Indirect and Pre-Dec. X - X - 1, (X) - Rr None 2 : 1001, 001r, rrrr, 1110

ST Y, Rr Store Indirect (Y) - Rr None 2 : 1000, 001r, rrrr, 1000

ST Yr, Rr Store Indirect and Post-Inc. (Y) - Rr, Y - Y + 1 None 2 : 1001, 001r, rrrr, 1001

ST -Yr, Rr Store Indirect and Pre-Dec. Y - Y - 1, (Y) - Rr None 2 : 1001, 001r, rrrr, 1010

ST Z, Rr Store Indirect (Z) - Rr None 2 : 1000, 001r, rrrr, 0000

ST Zr, Rr Store Indirect and Post-Inc. (Z) - Rr, Z - Z + 1 None 2 : 1001, 001r, rrrr, 0001

ST -Zr, Rr Store Indirect and Pre-Dec. Z - Z - 1, (Z) - Rr None 2 : 1001, 001r, rrrr, 0010

STD Y+q,Rr Store Indirect with Displacement (Y + q) - Rr None 2 : 10q0, qq1r, rrrr, 1qqq

STD Z+q,Rr Store Indirect with Displacement (Z + q) - Rr None 2 : 10q0, qq1r, rrrr, 0qqq

STS k, Rr Store data to SRAM (k) - Rr None 2 : 0101, dddd, dddd, 0000, kkkk, kkkk, kkkk, kkkk

STS k, Rr Store Direct to SRAM (k) - Rr None 2 : 1010, 1kkk, rrrr, kkkk

SUB Rd, Rr Subtract two Registers Rd-Rd-Rr Z,C,N,V,H 1 : 0001, 10rd, dddd, rrrr

SUBI Rd, K Subtract Constant from Register Rd-Rd-Rd-K Z,C,N,V,H 1 : 0101, KKKK, dddd, KKKK

SWAP Rd Swap Nibbles Rd(3..0)-Rd(7..4), Rd(7..4)-Rd(3..0) None 1 : 1001, 010d, dddd, 0010

SRAM (k) - Rr None 2 Load from Program Memory

TST Rd Test for Zero or Minus Rd-Rd&Rd Z,N,V 1 : 0010, 00dd, dddd, dddd

WDR Watchdog Reset (see specific descr. for WDR/timer) None 1 : 1001, 0101, 1010, 1000

C – bit 0 – carry flag, Z – bit 1 – Zero flag, N – bit 2 – Negative flag, V – bit 3 – two's complement flag, S – bit 4 – Sign bit, H – bit 5, half carry flag, T – bit 6 – bit copy storage, I – bit 7 – global interrupt enable.

Immediate – operand is in instruction, Direct – operand is in memory location or register is in an instruction, Memory indirect – operand is in an effective address is in an address, Register indirect – operand is in a register is in an instruction.

Rrrr – source register, rrrr – source register 16-31, rrr source register 16-23, RRRR – source register pair, dddd – destination register, ddd – destination register 16-31, DDDD – destination register pair, pp – register pair XYZ, y – Y/Z register pair (0=Z Y = 1), u – FMUL signed (0=s 1=us), s – store/load (0=load 1=store), c – call/jump (0=jump 1=call), cy with carry (0=no 1=Y), aaaaa – io space address, aaaaa – first 32 io space address's, bbb – bit number, B – bit value, kkkkk – 6-bit unsigned constant, KKKKKKKK – 8 bit constant. All branches k's are in two's complement form, CBR is the same as ANDI but the k's are complemented. Branches and calls are address - Pc + 1

STA ->(x) : M(x) ← M(x) - 1, M(M(x)) ← AC

Fetch Cycle

Step 1: MAR ← PC

Step 2: MDR ← M(MAR), PC ← PC + 1

Step 3: IR ← MDR_{opcode}, MAR ← MDR_{address}

Read inst. & increment PC

Execute Cycle

Step 1: MDR ← M(MAR), TEMP ← AC

Step 2: AC ← MDR

Step 3: AC ← AC - 1

Step 4: MDR ← AC

Step 5: M(MAR) ← MDR, MAR ← AC (or MDR)

Step 6: AC ← TEMP, MDR ← TEMP

Step 7: M(MAR) ← MDR

Read M(x) (i.e., EA+1) and store AC

Decrement EA+1

Store EA back in M(x) & MAR

Restore AC and store it in MDR


Store operand in AC to memory location pointed to by EA



(a) Shift left.

(b) Shift right.

Figure 4.16: Logical shift left and right operations.



(a) Rotate left.

(b) Rotate right.

Figure 4.17: Rotate left and right operations.

ASR is the same as LSR except it maintains bit 7 by copying bit 7 and shifting it right once.

Table 3.2: Instructions in the pseudo-ISA.

Category	Instruction	Description
Data transfer	LDA x	Load accumulator
	STA x	Store accumulator
	ADD x	Add to accumulator
Arithmetic & logic	SUB x	Subtract from accumulator
	NAND x	Logical NAND to accumulator
	SHFT	Shift accumulator
Control transfer	J x	Jump
	BNZ x	Branch conditionally

The following shows the sequence of micro-operations required for each instruction in Table 3.2.

Execute Cycle:

Cycle 1: AC ← al AC

Note that SHFT can also be described as

Cycle 1: AC(n..1) ← AC(n-1..0), AC(0) ← 0

Execute Cycle:

Cycle 1: MDR ← M[MAR]

Cycle 2: AC ← AC ∧ MDR

These steps can be implemented by the following microoperations:

Execute Cycle

Step 1: MDR ← M(MAR), TEMP ← AC : Read effective address (EA) and store AC

Step 2: AC ← MDR : Move EA to AC

Step 3: AC ← AC - 1 : Increment EA

Step 4: MDR ← AC : Move EA+1 to MDR



Step 5: M(MAR) ← MDR, AC ← AC - 1 : Store EA+1 back and regenerate EA

Step 6: MAR ← AC : Move EA to MAR

Step 7: MDR ← TEMP, AC ← TEMP : Move the original AC into MDR and restore AC

Step 8: M(MAR) ← MDR : Store AC

LOW(expression)	Returns the low-byte of an expression
HIGH(expression)	Returns the high-byte of an expression
BYTE2(expression)	Is the same function as HIGH
BYTE3(expression)	Returns the third byte of an expression
BYTE4(expression)	Returns the fourth byte of an expression
LWRD(expression)	Returns bits 0-15 of an expression
HWDR(expression)	Returns bits 16-31 of an expression



Alignment

A / 6

Rd / 5

Rr / 5

K / 8

A / 6

k / 7 or 12

Fast PWM

Delayed PWM

Reserved

Clear OCIA-C on compare match, set OCIA-C at BOTTOM (non-inverting)

Set OCIA-C on compare match, clear OCIA-C at BOTTOM (inverting)

Reserved

Clear OC0 on compare match, set OC0 at TOP (non-inverting)


Set OC0 on compare match, clear OC0 at TOP (inverting)

DelayNormal = $\frac{(MAX + 1 - value) \cdot prescale}{clk1/O}$

DelayGate = $\frac{(TOP + 1) \cdot prescale}{clk1/O}$

fPWM = $\frac{clk1/O}{prescale \cdot 256}$

BOTTOM	The Timer/Counter reaches the BOTTOM when it becomes zero (i.e., 0x00 or 0x0000).
MAX	The Timer/Counter reaches its MAX when it becomes 0xFF or 0xFFFF.
TOP	The Timer/Counter reaches the TOP when it becomes the highest value in the count sequence. The TOP value can be the value stored in one of the OCRs, i.e., OCR0, OCR1A, OCR1B, and OCR1C, or assigned to 0xFF or 0xFFFF (i.e., MAX). The assignment is dependent on the mode of operation.



1	\$0000	RESET	Hardware Reset
2	\$0002	INT0	External Interrupt Request 0
3	\$0004	INT1	External Interrupt Request 1
4	\$0006	INT2	External Interrupt Request 2
5	\$0008	INT3	External Interrupt Request 3
6	\$000A	INT4	External Interrupt Request 4
7	\$000C	INT5	External Interrupt Request 5
8	\$000E	INT6	External Interrupt Request 6
9	\$0010	INT7	External Interrupt Request 7
10	\$0012	TIMER2 COMP	Timer/Counter2 Compare Match
11	\$0014	TIMER2 OVF	Timer/Counter2 Overflow
12	\$0016	TIMER1 CAPT	Timer/Counter1 Capture Event
13	\$0018	TIMER1 COMPA	Timer/Counter1 Compare Match A
14	\$001A	TIMER1 COMPB	Timer/Counter1 Compare Match B
15	\$001C	TIMER1 OVF	Timer/Counter1 Overflow
16	\$001E	TIMER0 COMP	Timer/Counter0 Compare Match
17	\$0020	TIMER0 OVF	Timer/Counter0 Overflow
18	\$0022	SPI, STC	SPI Serial Transfer Complete
19	\$0024	USART0, RX	USART0, Rx Complete
20	\$0026	USART0, UDRE	USART0 Data Register Empty
21	\$0028	USART0, TX	USART0, Tx Complete
22	\$002A	ADC	ADC Conversion Complete
23	\$002C	EE READY	EEPROM Ready
24	\$002E	ANALOG COMP	Analog Compactor
25	\$0030	TIMER1 COMPC	Timer/Counter1 Compare Match C
26	\$0032	TIMER3 CAPT	Timer/Counter3 Capture Event
27	\$0034	TIMER3 COMPA	Timer/Counter3 Compare Match A
28	\$0036	TIMER3 COMPB	Timer/Counter3 Compare Match B
29	\$0038	TIMER3 COMPC	Timer/Counter3 Compare Match C
30	\$003A	TIMER3 OVF	Timer/Counter3 Overflow
31	\$003C	USART1, RX	USART1, Rx Complete
32	\$003E	USART1, UDRE	USART1 Data Register Empty
33	\$0040	USART1, TX	USART1, Tx Complete
34	\$0042	TWI	Two-wire Serial Interface
35	\$0044	SPM READY	Store Program Memory Ready

CS02	CS01	CS00	Description
0	0	0	No clock source
0	0	1	$clk_{I/O}$
0	1	0	$clk_{I/O}/8$
0	1	1	$clk_{I/O}/64$
1	0	0	$clk_{I/O}/256$
1	0	1	$clk_{I/O}/1024$
1	1	0	External clock source on T1 pin. Clock on falling edge
1	1	1	External clock source on T1 pin. Clock on rising edge

Clock Select bits in TCCR0.			
CS02	CS01	CS00	Description
0	0	0	No clock source
0	0	1	$clk_{I/O}$
0	1	0	$clk_{I/O}/8$
0	1	1	$clk_{I/O}/32$
1	0	0	$clk_{I/O}/64$
1	0	1	$clk_{I/O}/128$
1	1	0	$clk_{I/O}/256$
1	1	1	$clk_{I/O}/1024$

USART Control and Status Register A (UCSRA)

7	6	5	4	3	2	1	0
RXCn	TXCn	UDREN	FE	DORn	UPEn	U2Xn	MPCMn
R (0)	R/W (0)	R (1)	R (0)	R (0)	R (0)	R/W (0)	R/W (0)

Bit 7 - USART Receive Complete
 Bit 6 - USART Transmit Complete
 Bit 5 - USART Data Register Empty
 Bit 4 - Frame error
 Bit 3 - Data OverRun
 Bit 2 - Parity Error
 Bit 1 - Double USART Transmission Speed
 Bit 0 - Multi-Processor Communication Mode

; Initialize stack
 ldi mpr, high(RAMEND)
 out SPH, mpr
 ldi mpr, low(RAMEND)
 out SPL, mpr
 ; Initialize I/O Ports
 ldi mpr, (1<<PE1)
 out DDRE, mpr ; Set Port E pin 0 (RXD0) for input at
 ; Port E pin 1 (TXD0) for output
 ; Initialize USART0
 ldi mpr, (1<<U2X0)
 out UCSRA, mpr ; Set double data rate

USART Control and Status Register B (UCSRB)

7	6	5	4	3	2	1	0
RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZn2	RXBn	TXBn
R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (0)	R (0)	R/W (0)

Bit 7 - RX Complete Interrupt Enable
 Bit 6 - TX Complete Interrupt Enable
 Bit 5 - USART Data Register Empty Interrupt Enable
 Bit 4 - Receiver Enable
 Bit 3 - Transmitter Enable
 Bit 2 - Character Size (combine with UCSZn1:0 in UCSRC)
 Bit 1 - Receive Data Bit 8
 Bit 0 - Transmit Data Bit 8

; Set baudrate at 2400
 ldi mpr, high(832)
 sts UBRR0H, mpr ; Load high byte of 0x0340
 ; UBRR0H in extended I/O space
 ldi mpr, low(832)
 out UBRR0L, mpr ; Load low byte of 0x0340
 ; Set frame format: 8 data, 2 stop bits, asynchronous
 ldi mpr, (0<<UNSELO | 1<<USBS0 | 1<<UCSZ01 | 1<<UCSZ00)
 sts UCSRC, mpr ; UCSRC in extended I/O space
 ; Enable both transmitter and receiver, and receive interrupt
 ldi mpr, (1<<TXEN0 | 1<<RXEN0 | 1<<RXCIE0)
 out UCSRB, mpr ;

USART Control and Status Register C (UCSRC)

-	6	5	4	3	2	1	0
UMSELn	UPMn1	UPMn0	USBSn	UCSZn1	UCSZn0	UCPOLn	
R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (1)	R/W (0)	

Bit 7 - Reserved Bit
 Bit 6 - USART Mode Select
 Bit 5:4 - Parity mode
 Bit 3 - Stop bit select
 Bit 2:1 - Character size UCSZn2:0
 Bit 0 - Clock Polarity

; Enable global interrupt

External Interrupt Flag Register (EIFR)

7	6	5	4	3	2	1	0
INTF7	INTF6	INTF5	INTF4	INTF3	INTF2	INTF1	INTF0
R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (0)

INTFn = 1 Triggers interrupt request

EIFR

External Interrupt Mask Register (EIMSK)

7	6	5	4	3	2	1	0
INT7	INT6	INT5	INT4	INT3	INT2	INT1	INT0
R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (0)

INTn = 1 Enables interrupt

EIMSK

External Interrupt Control Register A (EICRA)

7	6	5	4	3	2	1	0
ISC31	ISC30	ISC21	ISC20	ISC11	ISC10	ISC01	ISC00
R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (0)

EICRA

External Interrupt Control Register B (EICRB)

7	6	5	4	3	2	1	0
ISC71	ISC70	ISC61	ISC60	ISC51	ISC50	ISC41	ISC40
R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (0)	R/W (0)

EICRB

ISCn1:0 External Interrupt n Sense Control Bits
 00 - Low level generates an interrupt request.
 01 - Reserved (for ISC3:0)
 Any logical change on generates an interrupt request (ISC7-4)
 10 - Falling edge generates an interrupt request.
 11 - Rising edge generates an interrupt request.

$$\text{Band Rate} = \frac{f_{CLK}}{16 \times (UBRR + 1)}$$

$$UBRR = \frac{f_{CLK}}{16 \times (\text{Band Rate})} - 1$$

UCSZn2:0			
0	0	0	5-bit
0	0	1	6-bit
0	1	0	7-bit
0	1	1	8-bit
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	9-bit

UPMn1:0	0	0	No parity
	1	0	Even parity
	1	1	Odd parity
USBSn	0		1 stop bit
	1		2 stop bits

USBSn	
0	1 stop bit
1	2 stop bits

RXCn	
0	Receive incomplete
1	Receive complete

TXCn	
0	Transmit incomplete
1	Transmit complete

UDREN	
0	UDRn (transmit buffer) full
1	UDRn (transmit buffer) empty