

1. For this lab, you will be asked to perform arithmetic operations on numbers that are larger than 8 bits. To be successful at this, you will need to understand and utilize many of the various arithmetic operations supported by the AVR 8-bit instruction set. List and describe **all** of the addition, subtraction, and multiplication instructions (i.e. ADC, SUBI, FMUL, etc.) available in AVR's 8-bit instruction set.

In order to best answer the above question, for my own understanding and ease of reference during coding exercises, I chose to copy and past directly from the Atmel Instruction Set Manual.

ADC – Add with Carry

Description

Adds two registers and the contents of the C Flag and places the result in the destination register Rd.

Operation:

(i) $Rd \leftarrow Rd + Rr + C$

Syntax:

Operands:

Program Counter:

(i) $ADC\ Rd, Rr$

$0 \leq d \leq 31, 0 \leq r \leq 31$

$PC \leftarrow PC + 1$

ADD – Add without Carry

Description

Adds two registers without the C Flag and places the result in the destination register Rd.

Operation:

(i) $Rd \leftarrow Rd + Rr$

Syntax:

Operands:

Program Counter:

(i) $ADD\ Rd, Rr$

$0 \leq d \leq 31, 0 \leq r \leq 31$

$PC \leftarrow PC + 1$

ADIW – Add Immediate to Word

Description

Adds an immediate value (0 - 63) to a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the pointer registers.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

Operation:

(i) $Rd+1:Rd \leftarrow Rd+1:Rd + K$

Syntax:

Operands:

Program Counter:

(i) $ADIW\ Rd+1:Rd, K$

$d \in \{24, 26, 28, 30\}, 0 \leq K \leq 63$

$PC \leftarrow PC + 1$

DEC – Decrement

Description

Subtracts one -1- from the contents of register Rd and places the result in the destination register Rd.

The C Flag in SREG is not affected by the operation, thus allowing the DEC instruction to be used on a loop counter in multiple-precision computations.

When operating on unsigned values, only BREQ and BRNE branches can be expected to perform consistently. When operating on two's complement values, all signed branches are available.

Operation:

- (i) $Rd \leftarrow Rd - 1$

Syntax:

Operands:

Program Counter:

- (i) DEC Rd

$0 \leq d \leq 31$

$PC \leftarrow PC + 1$

FMUL – Fractional Multiply Unsigned

Description

This instruction performs 8-bit \times 8-bit \rightarrow 16-bit unsigned multiplication and shifts the result one bit left.



Let (N.Q) denote a fractional number with N binary digits left of the radix point, and Q binary digits right of the radix point. A multiplication between two numbers in the formats (N1.Q1) and (N2.Q2) results in the format ((N1+N2).(Q1+Q2)). For signal processing applications, the format (1.7) is widely used for the inputs, resulting in a (2.14) format for the product. A left shift is required for the high byte of the product to be in the same format as the inputs. The FMUL instruction incorporates the shift operation in the same number of cycles as MUL.

The (1.7) format is most commonly used with signed numbers, while FMUL performs an unsigned multiplication. This instruction is therefore most useful for calculating one of the partial products when performing a signed multiplication with 16-bit inputs in the (1.15) format, yielding a result in the (1.31) format. Note: the result of the FMUL operation may suffer from a 2's complement overflow if interpreted as a number in the (1.15) format. The MSB of the multiplication before shifting must be taken into account, and is found in the carry bit. See the following example.

The multiplicand Rd and the multiplier Rr are two registers containing unsigned fractional numbers where the implicit radix point lies between bit 6 and bit 7. The 16-bit unsigned fractional product with the implicit radix point between bit 14 and bit 15 is placed in R1 (high byte) and R0 (low byte).

This instruction is not available in all devices. Refer to the device specific instruction set summary.

Operation:

- (i) $R1:R0 \leftarrow Rd \times Rr$ (unsigned (1.15) \leftarrow unsigned (1.7) \times unsigned (1.7))

Syntax:

Operands:

Program Counter:

- (i) FMUL Rd,Rr

$16 \leq d \leq 23, 16 \leq r \leq 23$

$PC \leftarrow PC + 1$

FMULS – Fractional Multiply Signed

Description

This instruction performs 8-bit × 8-bit → 16-bit signed multiplication and shifts the result one bit left.



Let (N.Q) denote a fractional number with N binary digits left of the radix point, and Q binary digits right of the radix point. A multiplication between two numbers in the formats (N1.Q1) and (N2.Q2) results in the format ((N1+N2).(Q1+Q2)). For signal processing applications, the format (1.7) is widely used for the inputs, resulting in a (2.14) format for the product. A left shift is required for the high byte of the product to be in the same format as the inputs. The FMULS instruction incorporates the shift operation in the same number of cycles as MULS.

The multiplicand Rd and the multiplier Rr are two registers containing signed fractional numbers where the implicit radix point lies between bit 6 and bit 7. The 16-bit signed fractional product with the implicit radix point between bit 14 and bit 15 is placed in R1 (high byte) and R0 (low byte).

Note that when multiplying 0x80 (-1) with 0x80 (-1), the result of the shift operation is 0x8000 (-1). The shift operation thus gives a two's complement overflow. This must be checked and handled by software.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

Operation:

- (i) $R1:R0 \leftarrow Rd \times Rr$ (signed (1.15) \leftarrow signed (1.7) × signed (1.7))

Syntax:

Operands:

Program Counter:

- (i) FMULS Rd,Rr

$16 \leq d \leq 23, 16 \leq r \leq 23$

$PC \leftarrow PC + 1$

FMULSU – Fractional Multiply Signed with Unsigned

Description

This instruction performs 8-bit × 8-bit → 16-bit signed multiplication and shifts the result one bit left.



Let (N.Q) denote a fractional number with N binary digits left of the radix point, and Q binary digits right of the radix point. A multiplication between two numbers in the formats (N1.Q1) and (N2.Q2) results in the format ((N1+N2).(Q1+Q2)). For signal processing applications, the format (1.7) is widely used for the inputs, resulting in a (2.14) format for the product. A left shift is required for the high byte of the product to be in the same format as the inputs. The FMULSU instruction incorporates the shift operation in the same number of cycles as MULSU.

The (1.7) format is most commonly used with signed numbers, while FMULSU performs a multiplication with one unsigned and one signed input. This instruction is therefore most useful for calculating two of the partial products when performing a signed multiplication with 16-bit inputs in the (1.15) format, yielding a result in the (1.31) format. Note: the result of the FMULSU operation may suffer from a 2's complement overflow if interpreted as a number in the (1.15) format. The MSB of the multiplication before shifting must be taken into account, and is found in the carry bit. See the following example.

The multiplicand Rd and the multiplier Rr are two registers containing fractional numbers where the implicit radix point lies between bit 6 and bit 7. The multiplicand Rd is a signed fractional number, and the multiplier Rr is an unsigned fractional number. The 16-bit signed fractional product with the implicit radix point between bit 14 and bit 15 is placed in R1 (high byte) and R0 (low byte).

This instruction is not available in all devices. Refer to the device specific instruction set summary.

Operation:

- (i) $R1:R0 \leftarrow Rd \times Rr$ (signed (1.15) ← signed (1.7) × unsigned (1.7))

Syntax:

Operands:

Program Counter:

- (i) FMULSU Rd,Rr

$16 \leq d \leq 23, 16 \leq r \leq 23$

$PC \leftarrow PC + 1$

LSR – Logical Shift Right

Description

Shifts all bits in Rd one place to the right. Bit 7 is cleared. Bit 0 is loaded into the C Flag of the SREG. This operation effectively divides an unsigned value by two. The C Flag can be used to round the result.

Operation:

(i)



Syntax:

Operands:

Program Counter:

(i) LSR Rd

$0 \leq d \leq 31$

$PC \leftarrow PC + 1$

MUL – Multiply Unsigned

Description

This instruction performs 8-bit \times 8-bit \rightarrow 16-bit unsigned multiplication.



The multiplicand Rd and the multiplier Rr are two registers containing unsigned numbers. The 16-bit unsigned product is placed in R1 (high byte) and R0 (low byte). Note that if the multiplicand or the multiplier is selected from R0 or R1 the result will overwrite those after multiplication.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

Operation:

(i) $R1:R0 \leftarrow Rd \times Rr$ (unsigned \leftarrow unsigned \times unsigned)

Syntax:

Operands:

Program Counter:

(i) MUL Rd,Rr

$0 \leq d \leq 31, 0 \leq r \leq 31$

$PC \leftarrow PC + 1$

MULS – Multiply Signed

Description

This instruction performs 8-bit × 8-bit → 16-bit signed multiplication.



The multiplicand Rd and the multiplier Rr are two registers containing signed numbers. The 16-bit signed product is placed in R1 (high byte) and R0 (low byte).

This instruction is not available in all devices. Refer to the device specific instruction set summary.

Operation:

- (i) $R1:R0 \leftarrow Rd \times Rr$ (signed ← signed × signed)

Syntax:

Operands:

Program Counter:

- (i) MULS Rd,Rr

$16 \leq d \leq 31, 16 \leq r \leq 31$

$PC \leftarrow PC + 1$

MULSU – Multiply Signed with Unsigned

Description

This instruction performs 8-bit × 8-bit → 16-bit multiplication of a signed and an unsigned number.



The multiplicand Rd and the multiplier Rr are two registers. The multiplicand Rd is a signed number, and the multiplier Rr is unsigned. The 16-bit signed product is placed in R1 (high byte) and R0 (low byte).

This instruction is not available in all devices. Refer to the device specific instruction set summary.

Operation:

- (i) $R1:R0 \leftarrow Rd \times Rr$ (signed ← signed × unsigned)

Syntax:

Operands:

Program Counter:

- (i) MULSU Rd,Rr

$16 \leq d \leq 23, 16 \leq r \leq 23$

$PC \leftarrow PC + 1$

NEG – Two's Complement

Description

Replaces the contents of register Rd with its two's complement; the value \$80 is left unchanged.

Operation:

- (i) $Rd \leftarrow \$00 - Rd$

Syntax:

Operands:

Program Counter:

- (i) NEG Rd

$0 \leq d \leq 31$

$PC \leftarrow PC + 1$

NEG has been included because you can think of it as a special case of multiplication.

ROL – Rotate Left through Carry

Description

Shifts all bits in Rd one place to the left. The C Flag is shifted into bit 0 of Rd. Bit 7 is shifted into the C Flag. This operation, combined with LSL, effectively multiplies multi-byte signed and unsigned values by two.

Operation:



Syntax:

Operands:

Program Counter:

- (i)

ROL Rd

$0 \leq d \leq 31$

$PC \leftarrow PC + 1$

Example:

```
lsl r18 ; Multiply r19:r18 by two
rol r19 ; r19:r18 is a signed or unsigned two-byte integer
brcs oneenc ; Branch if carry set
...
oneenc: nop ; Branch destination (do nothing)
```

ROR – Rotate Right through Carry

Description

Shifts all bits in Rd one place to the right. The C Flag is shifted into bit 7 of Rd. Bit 0 is shifted into the C Flag. This operation, combined with ASR, effectively divides multi-byte signed values by two. Combined with LSR it effectively divides multi-byte unsigned values by two. The Carry Flag can be used to round the result.

Operation:



Syntax:

Operands:

Program Counter:

- (i)

ROR Rd

$0 \leq d \leq 31$

$PC \leftarrow PC + 1$

SBC – Subtract with Carry

Description

Subtracts two registers and subtracts with the C Flag, and places the result in the destination register Rd.

Operation:

$$(i) \quad Rd \leftarrow Rd - Rr - C$$

Syntax:

Operands:

Program Counter:

$$(i) \quad SBC \, Rd, Rr$$

$$0 \leq d \leq 31, 0 \leq r \leq 31$$

$$PC \leftarrow PC + 1$$

SBCI – Subtract Immediate with Carry SBI – Set Bit in I/O Register

Description

Subtracts a constant from a register and subtracts with the C Flag, and places the result in the destination register Rd.

Operation:

$$(i) \quad Rd \leftarrow Rd - K - C$$

Syntax:

Operands:

Program Counter:

$$(i) \quad SBCI \, Rd, K$$

$$16 \leq d \leq 31, 0 \leq K \leq 255$$

$$PC \leftarrow PC + 1$$

SBIW – Subtract Immediate from Word

Description

Subtracts an immediate value (0-63) from a register pair and places the result in the register pair. This instruction operates on the upper four register pairs, and is well suited for operations on the Pointer Registers.

This instruction is not available in all devices. Refer to the device specific instruction set summary.

Operation:

$$(i) \quad Rd+1:Rd \leftarrow Rd+1:Rd - K$$

Syntax:

Operands:

Program Counter:

$$(i) \quad SBIW \, Rd+1:Rd, K$$

$$d \in \{24, 26, 28, 30\}, 0 \leq K \leq 63$$

$$PC \leftarrow PC + 1$$

SUB – Subtract Without Carry

Description

Subtracts two registers and places the result in the destination register Rd.

Operation:

$$(i) \quad R_d \leftarrow R_d - R_r$$

Syntax:

$$(i) \quad \text{SUB } R_d, R_r$$

Operands:

$$0 \leq d \leq 31, 0 \leq r \leq 31$$

Program Counter:

$$PC \leftarrow PC + 1$$

SUBI – Subtract Immediate

Description

Subtracts a register and a constant, and places the result in the destination register Rd. This instruction is working on Register R16 to R31 and is very well suited for operations on the X, Y, and Z-pointers.

Operation:

$$(i) \quad R_d \leftarrow R_d - K$$

Syntax:

$$(i) \quad \text{SUBI } R_d, K$$

Operands:

$$16 \leq d \leq 31, 0 \leq K \leq 255$$

Program Counter:

$$PC \leftarrow PC + 1$$

Write pseudocode for an 8-bit AVR function that will take two 16-bit numbers (from data memory addresses \$0111:\$0110 and \$0121:\$0120), **add them together**, and then store the 16-bit result (in data memory addresses \$0101:\$0100). (Note: The syntax "\$0111:\$0110" is meant to specify that the function will expect *little-endian* data, where the highest byte of a multi-byte value is stored in the highest address of its range of addresses.)

Let A = R0 *← set up registers by name*
Let B = R1

~~ZL ← \$10~~
~~ZH ← \$01~~
~~YL ← \$20~~
~~YH ← \$01~~
~~XL ← \$00~~
~~XH ← \$01~~ } *set pointers to data memory*

A ← Y + ... A gets value that Y points to
Increment Y
B ← Z + ... B gets value that Z points to
Increment Z

$A \leftarrow A+B$ A gets (A + B)
 $X \leftarrow A$ Store A into address pointed to by X
 Increment X
 $A \leftarrow Y$ A gets value that Y points to
 $B \leftarrow Z$ B gets value that Z points to
 $A \leftarrow A+B+C$ A gets (A + B + Carry)
 Store A into address pointed to by S
 $X \leftarrow A$ *Catch the special case where the overflow bit is set.

3. Write pseudocode for an 8-bit AVR function that will take the 16-bit number in \$0111:\$0110, **subtract it from** the 16-bit number in \$0121:\$0120, and then store the 16-bit result into \$0101:\$0100.

Let A = R0
 Let B = R1

Name some Registers

~~ZL gets \$10~~
~~ZH gets \$01~~
~~YL gets \$20~~
~~YH gets \$01~~
~~XL gets \$00~~
~~XH gets \$01~~

} set pointers to data location

$A \leftarrow Y+$ A gets value that Y points to
 Increment Y
 $B \leftarrow Z+$ B gets value that Z points to
 Increment Z
 $A \leftarrow A-B$ A gets (A - B)
 $X \leftarrow A$ Store A into address pointed to by X
 Increment X
 $A \leftarrow Y$ A gets value that Y points to
 $B \leftarrow Z$ B gets value that Z points to
 $A \leftarrow A-B-C$ A gets (A - B - Carry)
 Store A into address pointed to by X
 $X \leftarrow A$ *Catch the special case where the overflow bit is set.