


Hodoscope

Analog signals  
( $\times 32$ )

## Front-End board

### ASICs ( $\times 2$ )



Gains ( $\times 32$ )

Discriminators



THR ( $\times 1$ )

Logic signals ( $\times 32$ )

Buffer

Logical OR

**Time  
required:  
1.5 ns**

### FPGA

Buffer

TDC

request

TDC

Coincidence

↑ window

Send

DAQ

External trigger

