# References on Web

PDF Resources: Designing the Hardw	ware
------------------------------------	------

- [1] <u>Laboratory Exercise 2 Numbers and Displays</u>
- [2] <u>Translated manual for Master 21EDA board</u>
- [3] Altera DE1 Board
- [4] VHDL Tutorial

#### Tools

- [4] <u>Digital Electronics Education Design Suite</u> (DEEDS)
- [5] <u>LogicFriday</u>

# **Contents**

References on Web	
Introduction	
Part I	
Part II	
Part III	
Part IV	
Part V	
Part VI	
You may now SCREAM!!	

# Introduction

The **Headings in red** in this document will mirror the headings in the Altera® tutorial Ref [1] so you can easily map between documents. You <u>WILL NEED</u> Ref [1] at least as this document is only providing the gotchas when walking through Ref [1]. Additional **Headings in blue** are internal to this document – used to break things up as you would expect headings to do.

Read the previous paragraph again. You are reading this document along with the Altera® tutorial [1].

Remember also from the blog, we are now using Quartus® II version 11.1 – driven by the chip on the board, the 144-pin EP2C5T144C8 Cyclone II. The predominant difference is the transitioning from SPOC to Qsys as system on chip designer. Both are available in 11.1, which suits us because there is a lot of free info on web for SOPC based design.

# Legend:

If I have been stumped by something I will use the image to the left to let you know a little investigation was in order.



If an important "Ah Ha!" moment occurred, I will also let you know.

If you're to go to the web I will give the hint.

STOP, we are swapping tutorials

Now don't forget something very important. Quartus ® II is clunky. Recall from the blog the crashing. What you will find is you may need to delete project and start again a couple of times so be prepared both spiritually and emotionally. You will find the Altera® tutorial leaves things out (which we will try to catch). You will also find, as I did, the tool may not even crash, but will not react to menu selections etc. Just take a deep breath and SCREAM, get over it and try again. Of course, that was while we were using 10.1, the switch to 11.1 may have changed that – we'll see ... whoops, yes there we are (Figure 1).




Figure 1: Same old problem



Don't forget; as we build projects for each part of the lab remember to set unused pins.




Figure 2. An important missing step.

Open "Device" dialog (Figure 2) and you will see a button "Device and Pin Options ...", select that (Figure 3). This button doesn't exist on the dialog when the project is created so you will need to do this as separate step – right now.




Figure 3. We need to do something with our unused pins!

Change unused pins to tri-stated inputs (Figure 4).




Figure 4. Tell the pins to be "quiet"

Note also, I will be calling out figures, occasionally, from the Altera® tutorial so I will use Figure x for figures internal to this document and *Figure y* when referring to figures in the Altera® tutorial. Similarly, I will use *Step x*. *Table x*. etc. to help remind you to go to the Altera® tutorial.


Ready, set, let's go.


#### Part I


We run straight into a problem with this part of Laboratory 2 as it requires 10 switches so we know we need another way of doing this. As we did in Part V of Digital Labs Part 1, we can use constants to get around the absence of switches. Or, we can opt to drop one of the LED circuits – we have four switches yes and the problem uses four switches per segment. Yes, we'll do that.


Other than that, we just sketch out our LED segment lighting and then use LogicFriday to build a truth table. **WARNING**: Notice the inputs in Table 1 are **inverted** to take into account that the switches have pull-up resistors tying them to HIGH.


Table 1











#### The truth table becomes:

```
Minimized:

F0 = A B C D' + B' C D + A' C' + A' B';

F1 = B' C D' + A' C' + B' C' D + A' B';

F2 = B C' D + A' B' + A' C';

F3 = A' D' + B C D' + B' C D + B' C' D' + A' C';

F4 = A' C' + B' C + D';

F5 = A B D' + A' B' + B C' + C' D';

F6 = A B C + B' C' D' + A' C' + A' B';
```

So coding that up we get Figure 5.

Figure 5: Voila!

Don't forget the pin assignments at Figure 6.

Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved	Current Strength
ENABLE	Output	PIN_96	3	B3_N0	3.3-V LVdefault)		24mA (default)
□ LEDSEG[6]	Output	PIN_79	3	B3_N1	3.3-V LVdefault)		24mA (default)
LEDSEG[5]	Output	PIN_58	4	B4_N1	3.3-V LVdefault)		24mA (default)
LEDSEG[4]	Output	PIN_55	4	B4_N1	3.3-V LVdefault)		24mA (default)
■ LEDSEG[3]	Output	PIN_86	3	B3_N1	3.3-V LVdefault)		24mA (default)
■ LEDSEG[2]	Output	PIN_87	3	B3_N1	3.3-V LVdefault)		24mA (default)
■ LEDSEG[1]	Output	PIN_92	3	B3_N0	3.3-V LVdefault)		24mA (default)
■ LEDSEG[0]	Output	PIN_93	3	B3_N0	3.3-V LVdefault)		24mA (default)
➡ SW[3]	Input	PIN_43	4	B4_N1	3.3-V LVdefault)		24mA (default)
➡ SW[2]	Input	PIN_48	4	B4_N1	3.3-V LVdefault)		24mA (default)
■ SW[1]	Input	PIN_40	4	B4_N1	3.3-V LVdefault)		24mA (default)
■ SW[0]	Input	PIN 45	4	B4 N1	3.3-V LVdefault)		24mA (default)

Figure 6

You should get a RTL somewhat like that at Figure 7.




Figure 7

If you bother to code it up in LogicFriday I just used the 8 LED output widget as in Figure 8. If your wire up F0..F6 from Figure 7 then the LED match up with the "0011000" etc. segment enable maps of the logic table so you can interpret them.

So, with everything working you should have the 7-segment display that is enabled off PIN\_96 light up as per design.




Figure 8

# Part II

We really simply need to note something for "Circuit A" from Figure 1.




Figure 9: Figure 1

"Circuit A" looks like it needs to morph  $v_2..v_0$  somehow when z is high. z being high when z>9.

Let's paint this out.

We've four KEYS to give us 00 through 15 on the two displays.

WARNING: The KEYS' column is to take into account that the keys (or buttons) on our board are pulled HIGH (so we want the table inverted' to drive our design). Looking at Table 2 below we see that for "Circuit A", once past VAL "09", we want to map I[210] (101 down to 000) to the values under F[210] (111 down to 010).

KEYS KEYS' VAL **COMP** 1<mark>110</mark> 1<mark>101</mark> 1<mark>100</mark> This is the actual values we want at the multiplexor output >9 I[210] F[210] 

Table 2

To wit, we need to power up Logic Friday (note the instruction in the Altera LAB is to avoid using IF/THEN and CASE etc.).

Thus Figure 10:

Term	10	11	12	=>	F0	F1	F2
0	0	0	0		0	1	0
1	0	0	1		0	1	1
2	0	1	0		0	0	1
3	0	1	1		X	X	X
4	1	0	0		1	1	0
5	1	0	1		1	1	1
6	1	1	0		1	0	1
7	1	1	1		Х	Х	X

Figure 10

Fun bit is that it makes more sense to have reverse the column labels for I0..12 because I2 is actually the  $2^0$  column and I0 is the  $2^3$  column. No matter just reverse things in your head (of course there is no stopping one from setting the columns in LogicFriday). Note we are not using all the values so we can set 'X' or "Don't Care".

```
F0 = |0 |1' |2' + |0 |1' |2 + |0 |1 |2';
F1 = |0' |1' |2' + |0' |1' |2 + |0 |1' |2' + |0 |1' |2;
F2 = |0' |1' |2 + |0' |1 |2' + |0 |1' |2 + |0 |1 |2';
```

#### Minimized:

```
F0 = I0;
F1 = I1';
F2 = I2 + I1;
```

Entered by truth table:

Coded up as Figure 11 below.

```
1
     LIBRARY ieee;
2
    USE ieee.std_logic_1164.all;
3
   ENTITY circuita IS
4
5
       PORT (
6
              7
8
9
            );
10
    END circuita;
11
12
   ☐ARCHITECTURE Behavior OF circuita IS
13
   ■BEGIN
14
15
       OUTPUT(0) <= INPUT(0);
16
       OUTPUT(1) <= NOT INPUT(1);
17
       OUTPUT(2) <= INPUT(2) OR INPUT(1);
18
19
     END Behavior;
```

Figure 11

The "Comparator" is straight forward (again taking into account the input buttons being pulled HIGH) and thus Figure 12:

Term	Α	В	С	D	=>	OUTPUT
0	0	0	0	0		1
1	0	0	0	1		1
2	0	0	1	0		1
3	0	0	1	1		1
4	0	1	0	0		1
5	0	1	0	1		1
6	0	1	1	0		0
7	0	1	1	1		0
8	1	0	0	0		0
9	1	0	0	1		0
10	1	0	1	0		0
11	1	0	1	1		0
12	1	1	0	0		0
13	1	1	0	1		0
14	1	1	1	0		0
15	1	1	1	1		0

Figure 12

#### Entered by truthtable:

```
OUTPUT = A' B' C' D' + A' B' C' D + A' B' C D' + A' B' C D + A' B C' D' + A' B C' D;
```

#### Minimized:

```
OUTPUT = A' C' + A' B';
```

All that and all it becomes is Figure 13 below.

```
1
   LIBRARY ieee;
2
    USE ieee.std_logic_1164.all;
   ENTITY comparator IS
4
5 ⊟PORT ( INPUT : IN STD LOGIC VECTOR (3 DOWNTO 0); -- (3)=A, (2)=B, (1)=C, (0)=D
6
            OUTPUT : OUT STD LOGIC -- F0, F1, F2
7
          );
    END comparator;
8
9
10 ARCHITECTURE Behaviour OF comparator IS
11 ⊟BEGIN
    OUTPUT <= (NOT INPUT(3) AND NOT INPUT(1)) OR (NOT INPUT(3) AND NOT INPUT(2));
12
   END Behaviour;
13
```

Figure 13

The 7 segment code is from the previous Part I however, we drop the inbuilt enable as we are using the DE1\_disp module from LAB 1 Part VI solution. We have fixed the "ghost" character we incurred with the original code by using the following code over the page. We'll assign d<sub>0</sub> and d<sub>1</sub> (from Figure 9: Figure 1) to HEX0 and HEX1 inputs respectively (Figure 14). We'll drive the other two inputs to blank out the 3<sup>rd</sup> and 4<sup>th</sup> displays.

```
LIBRARY ieee;
 2
     USE ieee.std logic 1164.all;
 3
    ENTITY DE1 disp IS
    PORT ( HEX0, HEX1, HEX2, HEX3: IN STD LOGIC VECTOR (6 DOWNTO 0);
5
               clk : IN STD LOGIC;
 6
               HEX : OUT STD LOGIC VECTOR(6 DOWNTO 0);
7
8
               DISPn: OUT STD LOGIC VECTOR(3 DOWNTO 0));
9
     END DE1 disp;
10
11
    ☐ARCHITECTURE Behavior OF DE1 disp IS
12
    COMPONENT sweep
                            : in STD LOGIC;
13
    Port ( mclk
                   sweep out : out std logic vector(2 downto 0));
14
15
       END COMPONENT:
16
        SIGNAL M : STD LOGIC VECTOR (2 DOWNTO 0);
17
18
19
     BEGIN -- Behavior
20
21
         S0: sweep PORT MAP (clk, M);
22
23
        HEX <= HEXO WHEN M = "000" ELSE
               HEX1 WHEN M = "010" ELSE
24
25
               HEX2 WHEN M = "100" ELSE
               HEX3 WHEN M = "110" ELSE
26
27
               "1111111";
28
        DISPn <= "1110" WHEN M = "000" ELSE
29
                 "1101" WHEN M = "010" ELSE
30
                  "1011" WHEN M = "100" ELSE
31
                 "0111" WHEN M = "110" ELSE
32
                 "1111";
33
34
      END Behavior;
35
```

Figure 14

Circuit B is simply either 7-segment '0' WHEN z='0' ELSE 7-segment '1' WHEN z='1' (using VHDL lingo). The upshot is that Brian (Brian Drummond on Stack Overflow) pointed out the actual problem was the saturation of the bipolar transistor on the board — meaning once it was charged up (enabled) it then took time to drain and the "ghost" was the transistor still driven open (driving circuit to ground) into the next digit time slot.

Without ceremony, "Circuit B" at Figure 15 over the page.

```
LIBRARY ieee;
 2
      USE ieee.std logic 1164.all;
 3
 4
    ENTITY circuith IS
 5
       PORT (SW : IN STD LOGIC;
    LEDSEG : OUT STD LOGIC VECTOR (6 DOWNTO 0)
 6
 7
              );
    LEND circuitb;
 8
9
    MARCHITECTURE Behavior OF circuitb IS
10
    - BEGIN
          -- SEG A : F0 = A B C D' + B' C D + A' C' + A' B' ;
11
12
       LEDSEG(0) <= SW;
13
       -- SEG B : F1 = B' C D' + A' C' + B' C' D + A' B' ;
       LEDSEG(1) <= '0';
14
       -- SEG C : F2 = B C' D + A' B' + A' C' ;
15
16
       LEDSEG(2) <= '0';
       -- SEG D : F3 = A' D' + B C D' + B' C D + B' C' D' + A' C' ;
17
      LEDSEG(3) <= SW;
18
19
       -- SEG E : F4 = A' C' + B' C + D';
20
       LEDSEG(4) <= SW;
       -- SEG F : F5 = A B D' + A' B' + B C' + C' D';
21
       LEDSEG(5) <= SW;
22
23
       -- SED G : A B C + B' C' D' + A' C' + A' B';
24
       LEDSEG(6) <= '1';
25
26
     END Behavior:
```

Figure 15

To sum up then, we need to assemble a number of components. The definitions being below at Figure 16.

```
19
    COMPONENT circuita PORT ( INPUT : IN STD_LOGIC_VECTOR (2 DOWNTO 0);
20
                                  OUTPUT : OUT STD_LOGIC_VECTOR (2 DOWNTO 0)); END COMPONENT;
21
                                 SW : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
LEDSEG : OUT STD_LOGIC_VECTOR (6 DOWNTO 0)); END COMPONENT;
22
    COMPONENT segseven PORT ( SW
23
24
25
    COMPONENT circuitb PORT ( SW
                                       : IN STD LOGIC;
                                 LEDSEG : OUT STD LOGIC VECTOR (6 DOWNTO 0)); END COMPONENT;
26
27
    COMPONENT comparator PORT ( INPUT : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
28
29
                                   OUTPUT : OUT STD_LOGIC ); END COMPONENT;
30
    COMPONENT mplex PORT ( V : IN STD_LOGIC_VECTOR (1 DOWNTO 0);
31
32
                              M : OUT STD LOGIC;
                              Z : IN STD LOGIC ); END COMPONENT;
33
34
    COMPONENT DE1_disp PORT ( HEX0, HEX1, HEX2, HEX3 : IN STD_LOGIC_VECTOR(6 DOWNTO 0);
35
36
                clk : IN STD_LOGIC;
                 HEX : OUT STD LOGIC VECTOR (6 DOWNTO 0);
37
                DISPn: OUT STD LOGIC VECTOR (3 DOWNTO 0)); END COMPONENT;
38
```

Figure 16

**NOTE:** the code for "segseven" is actually the code from Figure 5 of Part I. Just rename it from "part1" to "segseven" after moving the file to your Part II project etc.

The first 5 relating to the design in Figure 9: Figure 1 and the sixth being our tailoring of the Master 21EDA so that the 7-segment LED displays act somewhat like the ones on the DE1.

Wired up (in code) the result looks fine. More or less mimicking the design at Figure 9: Figure 1 as one would hope.




Figure 17

To wire it up we literally need some (signal) wires and so: we define:

```
 \texttt{s_m(3..0), HOLD\_LOW, s_z, s_ao(2..0), s_ai(2..0), HEX_0(6..0), HEX1(6..0), BLANK(6..0) } 
     □ARCHITECTURE Behaviour of part2 IS
       SIGNAL s m: STD LOGIC VECTOR (3 DOWNTO 0);
SIGNAL HOLD LOW, s z : STD LOGIC;
SIGNAL s_ac, s_ai: STD LOGIC VECTOR (2 DOWNTO 0);
16
17
        SIGNAL HEX_0, HEX_1, BLANK: STD_LOGIC_VECTOR (6 DOWNTO 0);
19
     #COMPONENT segseven PORT ( SW : IN STD LOGIC VECTOR (3 DOWNTO 0);
25
28
        COMPONENT circuitb PORT ( SW
     ### COMPONENT comparator PORT ( INPUT : IN STD LOGI
                                                                     VECTOR (3 DOWNTO 0);
      COMPONENT mplex PORT ( V : IN ST
                                                                 (1 DOWNTO 0);
35
40
                                                                                     VECTOR (6 DOWNTO 0);
         OMPONENT DE1 disp PORT ( HEXO, HEX1, HEX2, HEX3 : IN STD LOGIC
           HOLD_LOW <='0';
BLANK <= "1111111";
41
42
43
44
45
46
47
48
49
50
51
           S0 : segseven PORT MAP (SW=>s m, LEDSEG=>HEX 0);
           S1 : circuitb PORT MAP (SW=>s_z, LEDSEG=>HEX_1);
           DE1: DE1_disp FORT MAP (HEX0=>HEX_0, HEX1=>HEX_1, HEX2=>BLANK, HEX3=>BLANK, clk=>clk_in, HEX=>LED, DISPn=>DISP);
           CO : comparator PORT MAP (INPUT=>BUTTONS,OUTPUT=>s z);
           C1 : circuita PORT MAP (INPUT(2)=>BUTTONS(2), INPUT(1)=>BUTTONS(1), INPUT(0)=>BUTTONS(0), OUTPUT=>s_ao);
           M3: mplex PORT MAP (V(0) \Rightarrow BUTTONS(3), V(1) \Rightarrow HOLD LOW, M \Rightarrow m(3), Z \Rightarrow z):
           M2: mplex PORT MAP (V(0) =>BUTTONS(2), V(1)=> s_ao(2), M=>s_m(2), Z=>s_z);
M1: mplex PORT MAP (V(0) =>BUTTONS(1), V(1)=> s_ao(1), M=>s_m(1), Z=>s_z);
M0: mplex PORT MAP (V(0) =>BUTTONS(0), V(1)=> s_ao(0), M=>s_m(0), Z=>s_z);
52
53
55
56
       END Behaviour;
```

Figure 18

To help decipher the wiring have a look at Figure 19 over the page.




Figure 19

The final step, once compiled, is to wire up the design to pins as in Figure 20 below.

Node Name	Direction	Location
BUTTONS[3]	Input	PIN_45
BUTTONS[2]	Input	PIN_40
BUTTONS[1]	Input	PIN_48
BUTTONS[0]	Input	PIN_43
dk_in	Input	PIN_17
DISP[3]	Output	PIN_99 :
DISP[2]	Output	PIN_97
DISP[1]	Output	PIN_96
DISP[0]	Output	PIN_94
LED[6]	Output	PIN_79
◆ LED[5]	Output	PIN_58
LED[4]	Output	PIN_55
□ LED[3]	Output	PIN_86
LED[2]	Output	PIN_87
□ LED[1]	Output	PIN_92
□ LED[0]	Output	PIN_93

Figure 20

Voila!

No ghost!




Figure 21

# Part III

A ripple carry OR full adder in Figure 22:




Figure 22

# Begets Figure 23 in Deeds' Digital Circuit Simulator:




Figure 23

You can see above where there are test points on the carry flags and 1+1=2 with a carry flagged as one would expect. Now have a play. Is there a carry on 1+2? On 2+2? On 1+3? On 3+1?

This will be our test generator to check our LED outputs against inputs.

Now of course this is cheating! But LogicFriday allows you to draw your circuit as in Figure 24. When you submit you get your equations – minimized of course.




Figure 24

It is then straight forward to code up as in Figure 25.

```
library ieee;
USE ieee.std_logic_1164.all;

| ENTITY adder IS | PORT (b : IN STD_LOGIC; | a : IN STD_LOGIC; | ci : IN STD_LOGIC; | co : OUT STD_LOGIC; | s : OUT STD_LOGIC | s : OUT ST
```

Figure 25

Now we weave Figure 23 into code at Figure 26.

```
1
      library ieee;
 2
      USE ieee.std logic 1164.all;
 3
 4
    ENTITY ripple_adder IS
 5
    PORT (b_in : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
            a in : IN STD LOGIC
 6
                                 VECTOR (3 DOWNTO 0);
 7
            c in : IN STD LOGIC;
 8
            c out : OUT STD LOGIC;
 9
           s out : OUT STD LOGIC VECTOR (3 DOWNTO 0));
10
     END ripple adder;
11
    □ARCHITECTURE Behavior OF ripple adder IS
12
13
     SIGNAL c1, c2, c3: STD LOGIC;
14
15
    COMPONENT adder
16
    FIPORT (b : IN STD LOGIC;
17
           a : IN STD LOGIC;
18
           ci : IN STD LOGIC;
19
            co : OUT STD LOGIC;
            s : OUT STD LOGIC) ; END COMPONENT;
20
      BEGIN
21
22
23
      FA3: adder PORT MAP (b=> b_in(3), a=> a_in(3), ci=>c3, co=>c_out, s=>s_out(3));
24
      FA2: adder PORT MAP (b=> b_in(2), a=> a_in(2), ci=>c2, co=>c3, s=>s_out(2));
25
      FA1: adder PORT MAP (b=> b_in(1), a=> a_in(1), ci=>c1, co=>c2, s=>s_out(1));
26
      FAO: adder PORT MAP (b=> b_in(0), a=> a_in(0), ci=>c_in, co=>c1, s=>s_out(0));
27
28
      END Behavior;
```

Figure 26

Now, remember we are short switches so we need to cheat and use the schematic capture. We need 4 times 1 bit lpm\_constant (Figure 27) for our 'b\_in[3..0]' input. Well feed input 'a\_in[3..0]' from the switches. May as well have an adjustable carry input as well. The schematic looks like Figure 28 over the page.



LPM\_Constants explanation is at: <a href="http://quartushelp.altera.com/current/master.htm">http://quartushelp.altera.com/current/master.htm</a>




Figure 27




Figure 28

Note the naming on the "b\_in[3..0]" buss in Figure 28. At the buss end you still need to name the buss as it didn't do what I thought might be the intuitive thing to do, which is to pick up the name of the inputs. Likely makes sense though since, being a buss, it might have a raft of input/output points and thus likely its own name.

The trick is at the other end, on the 1-bit constants is using the 'wire' within the buss we are interested in at each constant – which represent I3=8, I2=4, I1=2 and I0=1.

To make this clearer read Table 3 below.

Table 3

Binary	Pin	Ripple	Constant	Ripple	Ripple
Value		a_in	ID	b_in	Out
8	PIN_45	a_in[3]	13	b_in[3]	s_out[3]
4	PIN_40	a_in[2]	12	b_in[2]	s_out[2]
2	PIN_48	a_in[1]	l1	b_in[1]	s_out[1]
1	PIN_43	a_in[0]	10	b_in[0]	s_out[0]

In any event now we are cooking. Open the "In-System Memory Content Editor" shown at Figure 29.




Figure 29

Refer to Quartus II Handbook Version 11.1 Volume 3: Verification Section IV. System Debugging Tools for information on how to use the "In-System Memory Content Editor". Especially "15. In-System Modification of Memory and Constants".

Once you are familiar with the tool, or at least while you have the manual open, you can modify the b in[] values as displayed in Figure 30.




Figure 30

Now if your kindergarten math is up to scratch you can now play with adding binary. Again, you can cross check with simulation of the circuit in Deeds at Figure 23.

#### **Part IV**

You are to design a circuit that adds two BCD digits. The inputs to the circuit are BCD numbers A and B, plus a carry-in, cin. The output should be a two-digit BCD sum  $S_1S_0$ . Note that the largest sum that needs to be handled by this circuit is  $S_1S_0 = 9 + 9 + 1 = 19$ . Perform the steps given below.

Wow! Design a means to add two Binary Coded Decimal (BCD) numbers!



https://en.wikipedia.org/wiki/Binary-coded decimal

So if your digital math is not up to speed, at little help is at hand.



http://www2.elo.utfsm.cl/~lsb/elo211/aplicaciones/katz/chapter5/chapter05.doc4.html

Short answer is, apparently, one will add 6 if previous sum > 9. When you read the explanation from the link above the table below might help. Remember 'X' means "don't care" (see also Figure 31).

#	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	Combinations	Representation	GATE
9	1	0	0	1			
10	1	0	1	0	B <sub>3</sub> & B <sub>1</sub>	1X1X	A2
11	1	0	1	1	B <sub>3</sub> & B <sub>1</sub>	1X1X	A2
12	1	1	0	0	B <sub>3</sub> & B <sub>2</sub>	11XX	A1
13	1	1	0	1	B <sub>3</sub> & B <sub>2</sub>	11XX	A1
14	1	1	1	0	$(B_3\& B_2) (B_3\& B_1)$	11XX   1X1X	A1 A2
15	1	1	1	1	$(B_3\& B_2) (B_3\& B_1)$	11XX   1X1X	A1 A2





Figure 31

Note also the constraint that maximum number to output need only be 19. This helps as it simply means  $S_0$  is 4 bit and Carry Out of the circuit can along with a display driver we have used previously, paint a "1" or a "0" in the 7-segment display.

Now all we have to do is simply rewire the 'adder' from Part III with wires and 'glue'.

WHAT! There is an XOR gate in there! Well, turns out, while we have been relying on binary AND and OR operators previously, there is also a raft of other binary operators in VHDL, namely: AND, OR, NAND, NOR, XOR, XNOR.



http://whatis.techtarget.com/definition/logic-gate-AND-OR-XOR-NOT-NAND-NOR-and-XNOR

Any old how, sketching out the wiring on the diagram we get Figure 32.




Figure 5.27 BCD adder block diagram.

Figure 32

Wired up in code this looks somewhat like Figure 33.

Now all we have to really do is wire things up to give us firstly the bcd\_adder. We will have six adders and some "glue". The glue is around a1, a2 cout and s6 of Figure 32.

```
library ieee;
         USE ieee.std logic 1164.all;
      ENTITY bcd adder IS
       | PORT (b in : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
| a in : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
| c in : IN STD_LOGIC;
                  c_out : OUT STD LOGIC;
s out : OUT STD LOGIC VECTOR (3 DOWNTO 0));
      END bcd_adder;
11
12
      ARCHITECTURE Behavior OF bcd adder IS
         SIGNAL cin: STD_LOGIC;
SIGNAL co1, co2, co3, co4, co5, co6: STD_LOGIC;
13
         SIGNAL s0, s1, s2, s3, s4, s5, s6: STD_LOGIC;
SIGNAL a1, a2: STD_LOGIC;
SIGNAL cout: STD_LOGIC;
16
18
        SIGNAL hold_low: STD_LOGIC;
19
       COMPONENT adder
      □ PORT (b : IN STD_LOGIC;
a : IN STD_LOGIC;
ci : IN STD_LOGIC;
co : OUT STD_LOGIC;
21
22
23
24
                  s : OUT STD_LOGIC) ; END COMPONENT;
        BEGIN
26
27
       FA3: adder PORT MAP (b=> b_in(3), a=> a_in(3), ci=>co3, co=>co4, s=>s3); FA2: adder PORT MAP (b=> b_in(2), a=> a_in(2), ci=>co2, co=>co3, s=>s2); FA1: adder PORT MAP (b=> b_in(1), a=> a_in(1), ci=>co1, co=>co2, s=>s1); FA0: adder PORT MAP (b=> b_in(0), a=> a_in(0), ci=>cin, co=>co1, s=>s0);
29
31
32
33
34
         hold low <= '0';
         cout <= co4 or a1 or a2;
        s6 <= co6 xor s3;
a1 <= s3 and s2;
36
37
38
39
40
         FA5: adder PORT MAP (b=> s2, a=> cout, ci=>co5, co=>co6, s=>s5);
41
        FA4: adder PORT MAP (b=> s1, a=> cout, ci=>hold_low, co=>co5, s=>s4);
42
         s out (1) <= s4;
44
45
         s out(2) <= s5;
46
          s_out(3) <= s6;
        c_out <= cout;
47
49
        END Behavior:
```

Figure 33

Other code we will need we can steal from Part II and use "circuitb" and "DE1\_disp" (including "sweep"). However, we cannot use the segseven code as is as it assumed inputting from the switches which are pulled high by a resistor. We need to re-write that code so that the inputs range from the un-inverted 0000..1001 and not the inverted 1111..0110 of Table 1. Suffice to say minimised we get:

#### Minimized:

```
A = In3' In2' In1' In0 + In2 In1' In0' + In3 In1 + In3 In2;
B = In2 In1' In0 + In3 In1 + In2 In1 In0' + In3 In2;
C = In2' In1 In0' + In3 In2 + In3 In1;
D = In3 In0 + In2 In1' In0' + In2' In1' In0 + In3 In1 + In2 In1 In0;
E = In2 In1' + In3 In1 + In0;
F = In3 In2 + In3' In2' In0 + In2' In1 + In1 In0;
G = In3' In2' In1' + In2 In1 In0 + In3 In2 + In3 In1;
```

New code for segseven is at Figure 34 (using un-inverted inputs).

```
1 I.TBRARY ieee:
 2
     USE ieee.std logic 1164.all;
     □ENTITY segseven IS
 4
                       : IN STD_LOGIC_VECTOR (3 DOWNTO 0); -- (3)=A, (2)=B, (1)=C, (0)=D
 5
     PORT (SW
              LEDSEG : OUT STD_LOGIC_VECTOR (6 DOWNTO 0)
 6
               ):
      END segseven;
 8
 9
     ARCHITECTURE Behavior OF segseven IS
10
          -- SEG A : In3' In2' In1' In0 + In2 In1' In0' + In3 In1 + In3 In2;
12
        LEDSEG(0) <= (NOT SW(3) AND NOT SW(2) AND NOT SW(1) AND SW(0)) OR
13
                      (SW(2) AND NOT SW(1) AND NOT SW(0)) OR
14
                      (SW(3) AND SW(1)) OR
15
16
                      (SW(3) AND SW(2));
        -- SEG B : In2 In1' In0 + In3 In1 + In2 In1 In0' + In3 In2;
17
18
        LEDSEG(1) <= (SW(2) AND NOT SW(1) AND SW(0)) OR
19
                      (SW(3) AND SW(1)) OR
20
                      (SW(2) AND SW(1) AND NOT SW(0)) OR
21
                      (SW(3) AND SW(2));
22
        -- SEG C : In2' In1 In0' + In3 In2 + In3 In1;
        LEDSEG(2) <= (NOT SW(2) AND SW(1) AND NOT SW(0)) OR
23
                      (SW(3) AND SW(2)) OR
24
25
                      (SW(3) AND SW(1));
26
         -- SEG D : In3 In0 + In2 In1' In0' + In2' In1' In0 + In3 In1 + In2 In1 In0;
27
        LEDSEG(3) \leftarrow (SW(3) AND SW(0)) OR
28
                      (SW(2) AND NOT SW(1) AND NOT SW(0)) OR
29
                      (NOT SW(2) AND NOT SW(1) AND SW(0)) OR
30
                      (SW(2) AND SW(1) AND SW(0)) OR
31
                      (SW(3) AND SW(1));
        -- SEG E : In2 In1' + In3 In1 + In0;
32
33
        LEDSEG(4) \leftarrow (SW(3) AND SW(1)) OR
                      (SW(2) AND NOT SW(1)) OR
34
35
                      (SW(0));
        -- SEG F : In3 In2 + In3' In2' In0 + In2' In1 + In1 In0;
36
37
        LEDSEG(5) <= (NOT SW(3) AND NOT SW(2) AND SW(0)) OR
38
                      (SW(3) AND SW(2)) OR
39
                      (NOT SW(2) AND SW(1)) OR
40
                      (SW(1) AND SW(0));
        -- SED G : In3' In2' In1' + In2 In1 In0 + In3 In2 + In3 In1;
41
42
        LEDSEG(6) <= (NOT SW(3) AND NOT SW(2) AND NOT SW(1)) OR
43
                      (SW(2) AND SW(1) AND SW(0)) OR
                      (SW(3) AND SW(1)) OR
44
45
                      (SW(3) AND SW(2));
46
47
      END Behavior:
```

Figure 34

Now, remember our board does not have enough switches to provide all inputs so we'll need a schematic as our design top element. Before that though we will build most of the circuit up in VHDL. This looks rather like the code for "part4" code" in Figure 35.

```
USE ieee.std_logic_1164.all;
       MENTITY part4 code IS
                   BUTTONS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
CONSTANTS : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
LED : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
DISP: OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
clk_in : IN STD_LOGIC;
carry_in : IN STD_LOGIC;
10
11
12
                   carry_out : OUT STD_LOGIC
13
14
15
        END part4_code;
       ARCHITECTURE Behaviour of part4_code IS
         SIGNAL carry : STD_LOGIC;
SIGNAL HEX_0, HEX_1, BLANK: STD_LOGIC_VECTOR (6 DOWNTO 0);
18
19
         SIGNAL s_o : STD_LOGIC_VECTOR (3 DOWNTO 0);
                                                    SW : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
LEDSEG : OUT STD_LOGIC_VECTOR (6 DOWNTO 0)); END COMPONENT;
SW : IN STD_LOGIC;
LEDSEG : OUT STD_LOGIC_VECTOR (6 DOWNTO 0)); END COMPONENT;
       COMPONENT segseven PORT ( SW
23
       COMPONENT circuitb PORT ( SW
25
       ☐COMPONENT DE1_disp PORT ( HEX0, HEX1, HEX2, HEX3 : IN STD_LOGIC_VECTOR(6 DOWNTO 0);
26
      GOMPONENT DE1_disp PORT ( HEXD, HEXZ, HEXZ; HEX3: IN STD_LOGIC_VECTOR(6 DOWNTO 0);

clk: IN STD_LOGIC;

HEX: OUT STD_LOGIC_VECTOR(6 DOWNTO 0);

DISPn: OUT STD_LOGIC_VECTOR(3 DOWNTO 0)); END COMPONENT;

COMPONENT bcd_adder PORT (b_in : IN STD_LOGIC_VECTOR (3 DOWNTO 0);

a_in : IN STD_LOGIC_VECTOR (3 DOWNTO 0);

c_in : IN STD_LOGIC;

c_out : OUT STD_LOGIC;
28
30
31
32
33
                                                    s_out : OUT STD_LOGIC_VECTOR (3 DOWNTO 0)); END COMPONENT;
34
         BEGIN
36
              BI.ANK <= "1111111":
38
40
41
               S0 : segseven PORT MAP (SW=>s_o, LEDSEG=>HEX_0);
S1 : circuitb PORT MAP (SW=>carry, LEDSEG=>HEX 1);
42
43
               DE1: DE1_disp PORT MAP (HEX0=>HEX_0, HEX1=>HEX_1, HEX2=>BLANK, HEX3=>BLANK, clk=>clk_in, HEX=>LED, DISPn=>DISP);
44
45
               badder: bcd_adder FORT MAP (b_in=> NOT BUTTONS, a_in => CONSTANTS, c_in => carry_in, c_out=> carry, s_out => s_o);
               carry_out <= carry;
       END Behaviour;
```

Figure 35

We then create a symbol for "part4\_code" as per Figure 36




Figure 36

Now we can create the top element "part4" (Figure 37) and to be sure make it the top element (Figure 38).




Figure 37




Figure 38

Now, we take our symbol for part4\_code (Figure 39) and build a circuit around it (Figure 40).




Figure 39




Figure 40

Now after compiling the suggested pins to use are in Figure 41.

Node Name	Direction	Location
button_in[3]	Input	PIN_43
button_in[2]	Input	PIN_48
button_in[1]	Input	PIN_40
button_in[0]	Input	PIN_45
carry_led	Output	PIN_65
dk_in	Input	PIN_17
enable[3]	Output	PIN_99
enable[2]	Output	PIN_97
enable[1]	Output	PIN_96
enable[0]	Output	PIN_94
segments[6]	Output	PIN_79
segments[5]	Output	PIN_58
segments[4]	Output	PIN_55
segments[3]	Output	PIN_86
segments[2]	Output	PIN_87
segments[1]	Output	PIN_92
segments[0]	Output	PIN_93

Figure 41

WOW! Look at the RTL for the bcd\_adder at Figure 42! One-4-one of the sketching at Figure 32!




Figure 42

Phew!

# Part V

Aim this lab is to use an algorithm for the BCD adder at Figure 43.

$$\begin{array}{ll} 1 & T_0 = A + B + c_0 \\ 2 & \text{if } (T_0 > 9) \text{ then} \\ 3 & Z_0 = 10; \\ 4 & c_1 = 1; \\ 5 & \text{else} \\ 6 & Z_0 = 0; \\ 7 & c_1 = 0; \\ 8 & \text{end if} \\ 9 & S_0 = T_0 - Z_0 \\ 10 & S_1 = c_1 \end{array}$$

Figure 43



So, FPGA and VHDL math! DOH!

Have a read of <u>bitweenie</u> and the discussion on VHDL type conversion. We will likely do something, well, not illegal but clumsy or not preferred. Mostly the argument is we are wanting to fit the BCD adder into a current design.

Otherwise we need convert to "unsigned" and then cast again back to STD\_LOGIC\_VECTOR:

```
t <= STD_LOGIC_VECTOR(unsigned(a_in) + unsigned(b_in));</pre>
```

Although there is a "trick" when adding single wire STD\_LOGIC signals:

```
t <= STD_LOGIC_VECTOR(unsigned(a_in) + unsigned(b_in) + (c_in & ""));
```

The gem, of course, was the '( $c_i$  & "")'. The ampersand or & is a concatenation operator in VHDL. So, you are building a vector of one or, say { $c_i$ } as opposed to  $c_i$ . That is the "" is an empty vector so an empty vector plus an entry is a non-empty vector of one entry. Think of vector then as array.

A good explanation, with examples, is on page 41 of a tutorial on VHDL by Peter Ashenden [4]. So, the long and short of it was the code in Figure 44 over the page.

```
library ieee;

USE ieee.std_logic_li64.all;

USE ieee.numeric_std.ALL;

ENTITY bod adder IS

EFORT (b_in_: IN STD_LOGIC_VECTOR (3 DOWNTO 0);

a_in: IN STD_LOGIC_VECTOR (3 DOWNTO 0);

c_in: IN STD_LOGIC;

c_out: OUT STD_LOGIC_VECTOR (3 DOWNTO 0);

s_out: OUT STD_LOGIC_VECTOR (3 DOWNTO 0));

END bod_adder;

Signal t: STD_LOGIC_VECTOR (3 DOWNTO 0);

signal t: STD_LOGIC_VECTOR (3 DOWNTO 0);

signal a: STD_LOGIC_VECTOR (4 DOWNTO 0);

signal a: STD_LOGIC_VECTOR (5 DOWNTO 0);

signal a: STD_LO
```

Figure 44

So, starting with the project for Part IV we simply replace the code for the "bcd\_adder" with that at Figure 44 above. You can drop the code for the "adder" as all the functionality is in "bcd\_adder" without having to use the "adder" component used in Part IV.

#### **Part VI**

# You may now SCREAM!!

