## INTEGRATED CIRCUITS

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

## **74HC/HCT259** 8-bit addressable latch

Product specification
File under Integrated Circuits, IC06

December 1990





### 74HC/HCT259

#### **FEATURES**

- · Combines demultiplexer and 8-bit latch
- · Serial-to-parallel capability
- Output from each storage bit available
- · Random (addressable) data entry
- · Easily expandable
- Common reset input
- Useful as a 3-to-8 active HIGH decoder
- · Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT259 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT259 are high-speed 8-bit addressable latches designed for general purpose storage applications in digital systems. The "259" are multifunctional devices

capable of storing single-line data in eight addressable latches, and also 3-to-8 decoder and demultiplexer, with active HIGH outputs ( $Q_0$  to  $Q_7$ ), functions are available.

The "259" also incorporates an active LOW common reset  $(\overline{MR})$  for resetting all latches, as well as, an active LOW enable input  $(\overline{LE})$ .

The "259" has four modes of operation as shown in the mode select table. In the addressable latch mode, data on the data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs.

In the 3-to-8 decoding or demultiplexing mode, the addressed output follows the state of the D input with all other outputs in the LOW state. In the reset mode all outputs are LOW and unaffected by the address (A<sub>0</sub> to A<sub>2</sub>) and data (D) input. When operating the "259" as an addressable latch, changing more than one bit of address could impose a transient-wrong address. Therefore, this should only be done while in the memory mode. The mode select table summarizes the operations of the "259".

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb}$  = 25 °C;  $t_r$  =  $t_f$  = 6 ns

CVMPOL	PARAMETER	CONDITIONS	TYP	LINIT	
SYMBOL	PARAMETER	CONDITIONS	нс	нст	UNIT
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$			
	D to Q <sub>n</sub>		18	20	ns
	$A_n$ , $\overline{LE}$ to $Q_n$		17	20	ns
t <sub>PHL</sub>	MR to Q <sub>n</sub>		15	20	ns
C <sub>I</sub>	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per latch	notes 1 and 2	19	19	pF

#### Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

 $\sum (C_1 \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ 

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

2. For HC the condition is  $V_I = GND$  to  $V_{CC}$ For HCT the condition is  $V_I = GND$  to  $V_{CC} - 1.5$  V


## 74HC/HCT259


#### **ORDERING INFORMATION**


See "74HC/HCT/HCU/HCMOS Logic Package Information".

#### **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3	A <sub>0</sub> to A <sub>2</sub>	address inputs
4, 5, 6, 7, 9 10, 11, 12	Q <sub>0</sub> to Q <sub>7</sub>	latch outputs
8	GND	ground (0 V)
13	D	data input
14	ĪĒ.	latch enable input (active LOW)
15	MR	conditional reset input (active LOW)
16	V <sub>CC</sub>	positive supply voltage








## 8-bit addressable latch

## 74HC/HCT259



#### MODE SELECT TABLE

LE	MR	MODE
L	Н	addressable latch
Н	Н	memory
L	L	active HIGH 8-channel demultiplexer
Н	L	reset

## 8-bit addressable latch

## 74HC/HCT259


#### **FUNCTION TABLE**

OPERATING	INPUTS					OUTPUTS								
MODES	MR	LE	D	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	$Q_3$	$Q_4$	Q <sub>5</sub>	Q <sub>6</sub>	Q <sub>7</sub>
master reset	L	Н	Х	Х	Х	Х	L	L	L	L	L	L	L	L
	L	L	d	L	L	L	Q=d	L	L	L	L	L	L	L
	L	L	d	Н	L	L	L	Q=d	L	L	L	L	L	L
da acceleration	L	L	d	L	Н	L	L	L	Q=d	L	L	L	L	L
demultiplex	L	L	d	Н	Н	L	L	L	L	Q=d	L	L	L	L
(active HIGH) decoder														
(when D = H)	L	L	d	L	L	Н	L	L	L	L	Q=d	L	L	L
(WITELL D = 11)	L	L	d	Н	L	Н	L	L	L	L	L	Q=d	L	L
	L	L	d	L	Н	Н	L	L	L	L	L	L	Q=d	L
	L	L	d	Н	Н	Н	L	L	L	L	L	L	L	Q=d
store (do nothing)	Н	Н	Х	Х	Х	Х	$q_0$	q <sub>1</sub>	$q_2$	$q_3$	q <sub>4</sub>	<b>q</b> <sub>5</sub>	q <sub>6</sub>	<b>q</b> <sub>7</sub>
	Н	L	d	L	L	L	Q=d	q <sub>1</sub>	$q_2$	$q_3$	$q_4$	$q_5$	$q_6$	q <sub>7</sub>
	Н	L	d	Н	L	L	$q_0$	Q=d	$q_2$	$q_3$	$q_4$	<b>q</b> <sub>5</sub>	q <sub>6</sub>	q <sub>7</sub>
	Н	L	d	L	Н	L	$q_0$	$q_1$	Q=d	$q_3$	$q_4$	q <sub>5</sub>	$q_6$	q <sub>7</sub>
	Н	L	d	Н	Н	L	$q_0$	<b>q</b> <sub>1</sub>	$q_2$	Q=d	$q_4$	<b>q</b> <sub>5</sub>	$q_6$	q <sub>7</sub>
addressable latch														
	Н	L	d	L	L	Н	$q_0$	$q_1$	$q_2$	$q_3$	Q=d	<b>q</b> <sub>5</sub>	$q_6$	q <sub>7</sub>
	Н	L	d	Н	L	Н	$q_0$	<b>q</b> <sub>1</sub>	$q_2$	$q_3$	$q_4$	Q=d	q <sub>6</sub>	q <sub>7</sub>
	Н	L	d	L	Н	Н	$q_0$	<b>q</b> <sub>1</sub>	$q_2$	$q_3$	$q_4$	q <sub>5</sub>	Q=d	q <sub>7</sub>
	Н	L	d	Н	Н	Н	$q_0$	q <sub>1</sub>	$q_2$	$q_3$	q <sub>4</sub>	<b>q</b> <sub>5</sub>	q <sub>6</sub>	Q=d

#### **Notes**

- 1. H = HIGH voltage level
  - L = LOW voltage level
  - X = don't care
  - $d = HIGH \text{ or LOW data one set-up time prior to the LOW-to-HIGH } \overline{LE} \text{ transition}$
  - q = lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared

## 74HC/HCT259



## 8-bit addressable latch

74HC/HCT259

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

	DADAMETED			-		TES	T CONDITIONS				
SYMBOL		74HC									WAVEFORMS
STWIBOL	PARAMETER	+25			-40 to +85		-40 to +125		UNIT	V <sub>CC</sub>	WAVEFORING
		min.	typ.	max.	min.	max.	min.	max.		(•)	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D to Q <sub>n</sub>		58 21 17	185 37 31		230 46 39		280 56 48	ns	2.0 4.5 6.0	Fig.7
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay A <sub>n</sub> to Q <sub>n</sub>		58 21 17	185 37 31		230 46 39		280 56 48	ns	2.0 4.5 6.0	Fig.8
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay LE to Q <sub>n</sub>		55 20 16	170 34 29		215 43 37		255 51 43	ns	2.0 4.5 6.0	Fig.6
t <sub>PHL</sub>	propagation delay MR to Q <sub>n</sub>		50 18 14	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig.9
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		119 22 19	ns	2.0 4.5 6.0	Figs 6 and 7
t <sub>W</sub>	LE pulse width HIGH or LOW	70 14 12	17 6 5		90 18 15		105 21 18		ns	2.0 4.5 6.0	Fig.6
t <sub>W</sub>	MR pulse width LOW	70 14 12	17 6 5		90 18 15		105 21 18		ns	2.0 4.5 6.0	Fig.9
t <sub>su</sub>	set-up time D, A <sub>n</sub> to LE	80 16 14	19 7 6		100 20 17		120 24 20		ns	2.0 4.5 6.0	Figs 10 and 11
t <sub>h</sub>	hold time D to LE	0 0 0	-19 -6 -5		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig.10
t <sub>h</sub>	hold time A <sub>n</sub> to LE	2 2 2	-11 -4 -3		2 2 2		2 2 2		ns	2.0 4.5 6.0	Fig.11

## 8-bit addressable latch

74HC/HCT259

#### **DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
A <sub>n</sub>	1.50
LE	1.50
D	1.20
MR	0.75

## 8-bit addressable latch

## 74HC/HCT259

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)								TEST CONDITIONS		
			74HCT								WAVEEODMS	
STIVIBUL		+25			-40 TO +85		-40 TO +125		UNIT	V <sub>CC</sub>	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.		(,,		
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay D to Q <sub>n</sub>		23	39		49		59	ns	4.5	Fig.7	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay A <sub>n</sub> to Q <sub>n</sub>		25	41		51		62	ns	4.5	Fig.8	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay LE to Q <sub>n</sub>		22	38		48		57	ns	4.5	Fig.6	
t <sub>PHL</sub>	propagation delay MR to Q <sub>n</sub>		23	39		49		59	ns	4.5	Fig.9	
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Figs 6 and 7	
t <sub>W</sub>	LE pulse width	19	11		24		29		ns	4.5	Fig.6	
t <sub>W</sub>	MR pulse width LOW	18	10		23		27		ns	4.5	Fig.9	
t <sub>su</sub>	set-up time D to LE	17	10		21		26		ns	4.5	Fig.10	
t <sub>su</sub>	set-up time A <sub>n</sub> to LE	17	10		21		26		ns	4.5	Fig.11	
t <sub>h</sub>	hold time D to LE	0	-8		0		0		ns	4.5	Fig.10	
t <sub>h</sub>	hold time A <sub>n</sub> to LE	0	-4		0		0		ns	4.5	Fig.11	

## 74HC/HCT259

#### **AC WAVEFORMS**





Fig.6 Waveforms showing the enable input  $(\overline{LE})$  to output  $(Q_n)$  propagation delays, the enable input pulse width and the output transition times.









Fig.8 Waveforms showing the address inputs  $(A_n)$  to outputs  $(Q_n)$  propagation delays and the output transition times.

## 8-bit addressable latch

## 74HC/HCT259







#### **PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".