

Faculty of Engineering and Technology Electrical and Computer Engineering Department

ENCS4370

Computer Architecture

Project #2

Name	Number
Osaid Hamza	1200875
Mohammad Owda	1200089
Mahmoud Hamdan	1201134

Instructor: Dr. Ayman Hroub

Section: 3

Date: 12-7-2023

1. Design and Implementation




Figure 1:Data Path

1.1 PC (Program Counter)

The value of the Program Counter (PC), which indicates the memory address of the next instruction to be executed, is determined by this unit. The unit takes into account certain generated operations, such as BEQ, J, JAL.

- The next address for normal operations is PC + 4.
- The next address for BEQ (Branch if equal) operation is $PC + 4 * imm^{14}$.
- The next address for J (jump) operation $PC + imm^{24}$.
- The next address for JAL (Jump and link) operation is PC + imm²⁴, and the return address is stored in the stack, which is PC + 4.
- → A multiplexer was used with it's control signal (PCSrc) to determine the next address of the PC.

PC Control Truth Table

Op	Type	Zero Signal	PCSrc
All-ops	R-Type	X	0 = Increment PC
All-ops	S-Type	X	0 = Increment PC
All-ops	J-Type	X	1 = Jump Target
			Address
BEQ	I-Type	0	0 = Increment PC
BEQ	I-Type	1	2 = Branch Target
			Address
ANDI	I-Type	X	0 = Increment PC
ADDI	I-Type	X	0 = Increment PC
LW	I-Type	X	0 = Increment PC
SW	I-Type	X	0 = Increment PC

1.2. Register File

The register file is a key component of a computer system that stores data in registers and allows for fast access to this data during execution. The register file takes in three 3-bit inputs, which are used to select the registers to read from, and the BusW input bus for writing a register, also the clock, and the RegWr signals.

The first input (Rs1) and the second input can be either (Rs2 or Rd) depending on the instruction being executed, select the two source registers to read data from, while the third input (Rd) is used to select the destination register to write data back to .

The BusW input is used to write data back to the destination register. The RegWr signal is used to enable writing to the register file. When the RegWr signal is 1, the register file is enabled to write data back to the destination register.

The register file has two outputs, BusA and BusB, which provide the values read from the selected source registers. These values can be used by other components in the computer system to perform calculations or other operations.

1.3 Data Memory

The data memory is a component of a computer system that stores data in memory locations. It takes as inputs a read enable signal (MemRd), a write enable signal (MemWr), a 32-bit memory address, and a 32-bit data input. It produces a 32-bit output, which is the data stored at the specified memory address.

When the MemRd signal is 1, the data memory outputs the contents of the memory location specified by the address input. When the MemWr signal is 1, the data memory writes the data input to the memory location specified by the address input. The write operation is performed on the rising edge of the clock signal.

1.4 ALU

The ALU is the unit that performs the arithmetic operations in the computer system, like addition, subtraction and logical operators like and operator. ALU takes two operands as an input sand the ALUOp to specify the arithmetic operation to be performed between these two operands. This unit has 4 outputs which are the result, zero flag, negative flag, and carry flag.

When the ALUOp is 000, then the operation is the logical (and) operator, and when ALUOp is 001, then the operation is addition. However, 010 represents subtraction, 011 is the comparison, 100 is for the shift logical right and 101 is the shift logical right.

1.5 Extender

Extender unit is used to extend the immediate to 32 bits, because the ALU takes only 32 bits operand. This unit extends the immediate according to the sign bit which is the most left bit.

1.6 Instruction memory

The instruction memory is a basic functional unit in the computer system data path. This unit contains the list of instructions to be executed through the data path, by taking the address of the instruction as an input, and know the necessary information needed to be used in the next stages of the data path, like address of the source and destination registers, the immediate value, the type of the instruction and the stop bit.

1.7 Control Unit

The control unit is used to determine the values of the control signals that are in the data path, each instruction has a specific values to these signals, which are performed and generated by the control unit, according to the function code and instruction type. The following table shows the values of the control signals that are generated by the control unit, these signals are for the all instructions that are handled by the data path.

1.8 Stack

The stack is a data structure which is used to store the current instruction address, and used when an instruction like JAL (Jump and link) is going to be executed. Any instruction that has the stop bit assigned to 1, it then call the return address from stack to return to this address after exiting from the function.

Main Control Truth Table

OP	RegSrc	RegWr	ExtOp	ALUSrc	MemRd	MemWr	WBdata
				R-Type			
AND	0:Rs2	1	X	1: Busb	0	0	0:ALU result
ADD	0:Rs2	1	X	1: Busb	0	0	0:ALU result
SUB	0:Rs2	1	X	1: Busb	0	0	0:ALU result
CMP	0:Rs2	0	X	1: Busb	0	0	X
				I-Type			
ANDI	X	1	1:sign	0: Imm	0	0	0:ALU result
ADDI	X	1	1:sign	0: Imm	0	0	0:ALU result
LW	X	1	1:sign	0: Imm	1	0	1:Mem
SW	X	0	1:sign	0: Imm	0	1	X
BEQ	1:Rd	0	1:sign	0:Busb	0	0	X
				J-Type			
J	X	0	X	X	0	0	X
JAL	X	0	X	X	0	0	X
				S-Type			
SLL	X	1	X	2:SA	0	0	0:ALU result
SLR	X	1	X	2:SA	0	0	0:ALU result

SLLV	0:Rs2	1	X	1: Busb	0	0	0:ALU result
SLRV	0:Rs2	1	X	1: Busb	0	0	0:ALU result

X is a don't care (can be 0 or 1), used to minimize logic.

The following table shows the generation of the control signals that are used by the ALU.

ALU Control Truth Table

Op	Type	ALUOp	3-bit Coding
AND	00:R-Type	AND	000
ADD	00:R-Type	ADD	001
SUB	00:R-Type	SUB	010
CMP	00:R-Type	CMP	011
ANDI	10:I-Type	AND	000
ADDI	10:I-Type	ADD	001
LW	10:I-Type	ADD	001
SW	10:I-Type	ADD	001
BEQ	10:I-Type	SUB	010
J	01:J-Type	X	X
JAL	01:J-Type	X	X
SLL	11:S-Type	SLL	100
SLR	11:S-Type	SLR	101
SLLV	11:S-Type	SLL	100
SLRV	11:S-Type	SLR	101

The following table shows the generation of the control signals that are used by the stack.

Stack Truth Table

Op	Type	Stop bit	Pop Signal	Push Signal
All-ops	All-Types	1	1	0
All-ops(Except	All-Types	0	0	0
JAL)				
JAL	J-Type	0	0	1


The following table shows the effect of the main control signals on the data path when apply them by the values 0 or 1 or 2.

Main Control Signals


Signal	Effect when '0'	Effect when '1'	Effect when '2'
RegWr	No register is written.	Destination register (Rd) is	
		written with the data on BusW.	
ExtOp	14-bit immediate is zero-extended	14-bit immediate is sign-extended.	
ALUSrc	Second ALU operand is the value of	Second ALU operand is the value	Second ALU operand is
	the extended 14-bit immediate.	of register (Rs2 or Rd) that appears	the value SA that
		on BusB.	appears on BusB.
MemRd	Data memory is NOT read.	Data memory is read	
		Data_out ← Memory[address].	
MemWr	Data Memory is NOT written.	Data memory is written	
		Memory[address] ← Data_in.	
WBdata	BusW = ALU result	BusW = Data_out from Memory	
PushSignal	Stack is NOT pushed	Stack is pushed	
PopSignal	Stack is NOT poped	Stack is poped	

Simulation and Testing

The aim of testing is to ensure correctness of the data path. Multiple instructions were applied to our data path and the results were observed, as the following figures show.




Testing of addition instruction (ADDI), Rd = Rs1 + Imm14 = 7 + 3 = 10 (32'hA)



Testing of and instruction (ANDI), Rd = Rs1 && Imm14.

Signal name	Value		60 80 1
⊞ лг PC_out	00000000	00000000	58 416 ps
⊞ J instruction	00041FF8	00041FF8	100 110 110 110 110 110 110 110 110 110
⊞ J J J I f u nctionCode	00	00	
⊞ лr Rs1	00	00	
⊞ лr Rd	02	02	
⊞ лг Rs2	01	01	
⊞ лг SA	xx		1
⊞ л и Туре	0		
лг stop	0		
⊞ JJ immediate14	xxxx		X
⊞ JJ immediate24	xxxxxx		XXX
⊞ лr RB	01	01	
лг RegWrite	1		
лг ExtOp	1		
⊞ ЛΓ ALUSrc	1		
лг MemRead	0		
лг MemWrite	0		
лг WBdata	0		
⊞ лг ALUOp	0	0	
лг рор	0		
лг push	0		
⊞ лг BusA	ABCDABCD	ABCDABCD	
⊕ лг BusB	FFDECBAD	FFDECBAD	
⊞ Л result	ABCC8B8D	ABCC8B8D	
Л negative	1		
Cursor 1		58 4	16 ps
		-	

Testing of and instruction (AND), Rd = Rs1 && Rs2.



Testing of shift right instruction (SLRV) Rd = Rs1 >> Rs2.

In the figure above, Rs1 = A5, Rs2 = 2.

Signal name	Value	40 80
∄лг PC_out	00000000	30 308 ps 0000
∃	00040086	00040086
∄ JJ functionCode	00	0
∄лr Rs1	00	0
∄ лr Rd	02	0
∄лr Rs2	00	0
± vr EV	01	0
⊥л г Туре	3	3
лг stop	0	
∄ JJ immediate14	xxxx	xx
∄ JJ immediate24	xxxxxx	xxx
± лг RB	00	0
лг RegWrite	1	
лг ExtOp	1	
∄ JJ ALUSrc	2	2
лл MemRead	0	
лг MemWrite	0	
лг WBdata	0	
∃ лг ALUOp	4	4
лг рор	0	
лг push	0	
∄ ЛГ BusA	00000005	0000
∄ лг BusB	00000005	0000
∄ Л Γ result	0000000A	000000A
лг negative	0	
± ЛГ operand2	00000001	00000001

Testing of shift left logical instruction (SLL), $Rd = Rs1 \ll SA$.

Signal name	Value	40	80
лг reset	0		72 924 ps
∄ J JF PCSrc	0		72 324 p3
⊞ лг BusW	00000001	0000001	
⊕ лг sel	0	0	
лг RegSrc	0		
⊞ лг РС	00000000	0000000	
⊞ лг PC_out	00000000	00000000	
⊞ I instruction	08040086	08040086	
∄ J functionCode	01		0
⊕ лr Rs1	00		0
⊞ лr Rd	02		0
⊞ лг Rs2	00		0
⊞ лг SA	01		0
⊕лг Туре	3	3	
лг stop	0		
⊞ J immediate14	xxxx		XX
⊞ J immediate24	xxxxxx		xxx
⊞ лг RB	00		0
лг RegWrite	1		
лг ExtOp	1		
⊞ лг ALUSrc	2	2	
лг MemRead	0		
	0		
лг WBdata	0		
⊞ лг ALUOp	5	5	
лг рор	0		
лг push	0		
⊕ ,πr BusA	00000005		0000
⊕ лг BusB	00000005		0000
∄ ЛГ result	00000001	0000001	
☐ negative	0		
ЛГ carry	0		
⊞ .Tu Data_out	xxxxxxxx		xxxx
⊞ лг Ext	xxxxxxxx		xxxx
⊞ J J operand2	00000002	00000002	

Testing of shift logical right (SLR), $Rd = Rs1 \gg SA$.

-									
лг clk	1								
∄ JU PCSrc	0						0		
лг RegSrc	0								
∄ ЛГ PC_out	00000000				00000000				
∄ J Instruction	10820206				10820206				
∄ J functionCode	02						92		
∄ ли Rs1	02						02		
∄ ли Rd	01						01		
∄ ли Rs2	00						00		
∄ лг SA	04						04		
∄ ЛГ Туре	3				3				
.⊓Г stop	0								
.⊓r RegWrite	1								
лг ExtOp	1								
∄ JIJ ALUSrc	1						1		
JIJ MemRead	0								
JIJ MemWrite	0								
JU WBdata	0								
∄ лг ALUOp	4				4				
∄ лιΓ BusA	00000007						00000007		
∄ лг BusB	00000005						00000005		
∄ лг BusW	000000E0				000000E0				
∄ JTJ result	000000E0				000000E0				
JII negative	0								
ЛГ carry	0								
JJJ zero	0								

Testing of shift right instruction (SLLV) $Rd = Rs1 \ll Rs2$.

Multi-cycle implementation

The following figures show the implementation of multi-cycle by splitting the single-cycle's stages into IF (instruction fetch) which contains PC and instruction memory, ID (instruction decode) which contains the register file and control unit, EX (execution) which is handled in the ALU, M (Memory) which is handled in the data memory and W (Write back) which is the output data which came from ALU or data memory, to write it on the register file. Each stage of those five stages must done in one clock cycle.

The figure above shows the Instruction fetch.

```
// increment the pc after fetch the instruction
   always @(posedge clk) begin
if (enID == 1)begin
NextPC = PC + 1;
Mux2to1 src(.d0(Rs2),.d1(Rd),.sel(RegSrc),.y(RB)); //mux before REgister File
 / stack with stack pointer inside it
Stack st(.en(enID), .clk(clk), .push(push), .pop(pop), .data_in(NextPC), .data_out(RA));
// control unit
ControlUnit control(
.enEX(enEX),
.en(enID),
.instr_type(Type),
.funct(functionCode),
.stop(stop),
.zero(zero)
.RegSrc(RegSrc)
.RegWrite(RegWrite).
.ExtOp(ExtOp),
.ALUSrc(ALUSrc),
.MemRead(MemRead),
.MemWrite(MemWrite),
.WBdata(WBdata),
.PCSrc(PCSrc),
.ALUOp(ALUOp),
```

The figures above show the Instruction decode.

The figure above shows the Execute stage.

```
// MEM
data_memory DM (
    .en(enMEM),
    .clk(clk),
    .reset(reset),
    .Address(result),
    .Data_in(BusB),
    .MemRd (MemRead),
    .MemWr(MemWrite),
    .Data_out(Data_out)
);


Mux2tol n(.d0(result),.d1(Data_out),.sel(WBdata),.y(BusW)); //last mux

endmodule
```

The figure above shows the Memory stage.

The figure above shows the instructions to be entered to the data path, which are stored in the instruction memory.

The figures below show the execution for the instructions above in the multi-cycle data path.



It has been noticed that each stage took only one clock cycle, and the instructions executed as expected.

A testbench was used to test the whole path, as the following figures show.

```
module stage_1_tb;
   wire [31:0] NextPC;
   reg [31:0] JTA;
wire [31:0] BTA;
reg [31:0] RA;
  wire zero;
reg clk;
reg reset;
wire [1:0] PCSrc;
reg [31:0]BusW;
reg sel;
reg RegSrc;
wire [31:0] PC,PC_out,instruction;
wire [4:0] functionCode;
wire [4:0] Rs1;
wire [4:0] Rs2;
wire [4:0] SS2;
wire [4:0] SS4;
   wire [4:0] SA;
   wire [1:0] Type;
  reg stop;
wire [13:0] immediate14;
wire [23:0] immediate24;
  wire [4:0] RB;
wire RegWrite;
  wire ExtOp;
wire [1:0] ALUSrc;
wire MemRead;
   wire MemWrite;
   wire WBdata;
   wire [2:0] ALUOp;
   wire pop;
   wire push;
  wire [31:0]BusA;
wire [31:0]BusB;
   wire [31:0]result;
   reg negative;
  reg negative;
reg carry;
wire [31:0] Data_out;
wire [31:0] Ext, Ext24;
wire [31:0] operand2;
wire [31:0] ExtSA;
// Instantiate the module under test
   CPU ut (
       .sel(sel),
        .PCSrc(PCSrc),
       .clk(clk),
       .reset(reset),
       .instruction(instruction),
       .PC(PC),
       .PC_out(PC_out),
.functionCode(functionCode),
       .Rs1(Rs1),
       .Rs2(Rs2),
        .Rd(Rd),
       .Type(Type),
.immediate14(immediate14),
        .immediate24(immediate24),
       .SA(SA)
       .ExtSA(ExtSA).
```

```
.RB(RB),
         .stop(stop),
         .zero(zero),
.RegSrc(RegSrc),
.RegWrite(RegWrite),
          .Ext0p(Ext0p),
          .ALUSrc(ALUSrc),
          .MemRead(MemRead),
          .MemWrite(MemWrite),
         .WBdata(WBdata),
          .ALUOp(ALUOp),
          .pop(pop),
         .push(push),
          .BusA(BusA),
          .BusB(BusB),
         .BusW(BusW),
         .operand1(BusA),
         .operand2(operand2),
         .result(result),
         .negative(negative),
          .carry(carry),
         .Data_out(Data_out) ,
.Ext(Ext),
          .Ext24(Ext24)
         .NextPC(NextPC),
.JTA(JTA),
         .BTA(BTA),
         .RA(RA)
  initial begin

// Initialize inputs

clk = 1'b0;

reset = 1'b0;

/ MextPC=32'h0;

//BTA = 32'h0;

//JTA=32'h1;

// Generate clock
forever begin

#5 clk = -clk;
end
   // Test Scenario initial begin
   // #10 NextPC = NextPC + 32'h1; // Reset signal
// #20 NextPC = NextPC + 32'h1; // Reset signal end
     // Finish testing
  // Monitor outputs
initial begin
smonitor(Stime, " instruction=%h PC_out=%h functionCode=%h Rsl=%h Rs2=%h Rd=%h Type=%h stop=%b immediate14=%h immediate24=%h SA=%h\n",
instruction, PC_out, functionCode, Rs1, Rs2, Rd, Type, stop, immediate14, immediate24, SA);
Smonitor(Stime, "functionCode, Rs1, Rs2, Rd, Type, stop, immediate14, immediate24, SA);
Smonitor(Stime, "functionCode, Rs1, Rs2, Rd, Type, Stop) immediate14, immediate24, SA);
Smonitor(Stime, "functionCode, Rs1, Rs2, Rd, Type, Stop) immediate14=%h immediate24=%h SA=%h\n",
functionCode, Type, RegSrc, RegWrite, ExtOp, ALUSrc, MemRead, MemWrite, WBdata, stop, PCSrc, ALUOp, pop,push);
```

Team Work

Three of us implemented the data path, and then each one of us implement a specific functional unit. Osaid implemented the data memory and the register file, mohammad implemented the ALU and stack and mahmoud implemented instruction memory and the PC. For the simulation part, all of us took part in it, such that each member took number of instructions to test it on the data path.