



COLLEGE OF COMPUTER SCIENCE & ENGINEERING

# Information & Computer Science Department

## COE301 PROJECT GROUP:4

Single Cycle and Pipelined Processor

ABSTRACT: -

Designing a Pipelined 32-bit  
processor with 16-bit instructions

Techer: Saleh AlSaleh

Students:

Abdulaziz

Osama

Bassam

# Table of Contents

<b>1. Design and Implementation .....</b>	<b>2</b>
<b>a. Design detailed description .....</b>	<b>2</b>
<b>b. Component circuits drawings .....</b>	<b>2</b>
<b>i. PC Control .....</b>	<b>2</b>
<b>ii. Main ALU Control .....</b>	<b>3</b>
<b>iii. Register File .....</b>	<b>4</b>
<b>iv. Register.....</b>	<b>5</b>
<b>v. Pc Control .....</b>	<b>6</b>
<b>vi. Extractor .....</b>	<b>7</b>
<b>vii. PC.....</b>	<b>7</b>
<b>viii. ALU Control .....</b>	<b>8</b>
<b>ix. ALU .....</b>	<b>9</b>
<b>x. Data path(CPU) .....</b>	<b>12</b>
<b>xi. Main control.....</b>	<b>13</b>
<b>xii. Main Control.....</b>	<b>14</b>
<b>xiii. HAZARD DETECT AND FORWARD.....</b>	<b>15</b>
<b>c. Complete description of the control logic and control signals with a table and logic equations .....</b>	<b>16</b>
<b>i. Signals control table .....</b>	<b>16</b>
<b>2. Simulation and Testing Programs.....</b>	<b>15</b>
<b>a. Sort .....</b>	<b>15</b>
<b>b. instruction.....</b>	<b>16</b>
<b>3. Teamwork.....</b>	<b>18</b>
<b>i. work .....</b>	<b>18</b>

# 1.Design and Implementation

## I. Design Detailed Description

- **ALU**, there are 4 type of operation used which are logical, arithmetic, Shift, and compare.
  - **Logical**, there is 4 choices. These are:
    - **AND**
    - **Complement AND**
    - **OR**
    - **XOR**
  - **Arithmetic**, there are 2 operation. These are:
    - **adding**
    - **negative adding** that subtract the value for the Rb value with Ra value.
  - **Shifting**, there are 3 shift 1 rotate instruction that are:
    - **Shift logical left and**
    - **Shift logical right**
    - **Shift right arithmetic**
    - **Right operation**
  - **Compare**, there are 2 operation used which are:
    - **Equal**
    - **Lower than**
- **Hazard Detect Forwarding & Stalling**, to make this circuit we use multiplexer to assign If Else statemen. 3 multiplexers used in sequence from the most important to the least important if statement as follow.
  - **First, Execute Register Write**
  - **Second, Memory Register Write**
  - **Third, Write Back Register Write**

## II. Component Circuits Drawings

### 1- PC Control




Figure 1: PC Control

## 2-Main\_ALU\_Control





Figure 2: Main\_ALU\_Control

### 3-Register File



**Figure 3: Register File**

## 4-Register




Figure 4: Register

## 5-PC Control




Figure 5: Pc Control



## 6-PC





Figure6: PC

## 7-ALU Control



**Figure 7: ALU Control.**

## 8-ALU





Figure 9: ALU.

## 9-Data Path



## 10- Main Control




Figure10: Main Control

## 11- Main Control 2




Figure11: Main Control.

## 12- Hazard Detect And Forwarding




Figure 12: Hazard Detect & Forward.

## Complete description of the control logic and control signals with a table and logic equations

### Control Signals Table and Equation

Op	JumpAdrs	Wsrc	WE	ALUsrc	MemRd	Memw r	WBdata	ImmExt
R-type	x	1	1	1	0	0	1	x
ANDI	x	0	1	0	0	0	1	1
CANDI	x	0	1	0	0	0	1	1
ORI	x	0	1	0	0	0	1	1
XORI	x	0	1	0	0	0	1	1
ADDI	x	0	1	0	0	0	1	1
NADDI	x	0	1	0	0	0	1	1
SEQI	x	0	1	0	0	0	1	1
SLTI	x	0	1	0	0	0	1	1
shift	x	0	1	0	0	0	1	1
Branch	0	0	0	1	0	0	x	1
LW	x	0	1	0	1	0	2	1
SW	x	x	0	0	0	1	x	1
JALR	x	0	1	x	0	0	0	x
J	1	x	0	x	0	0	x	x
JAL	1	2	1	x	0	0	x	x
IMM	x	x	0	x	0	0	x	x
Equation	J+JAL	[JAL, Rtype]	!(Branch+SW+J+IMM)	Rtype+Branch	LW	SW	[LW, i(JALR+LW+JAL)]	
	ImmExt=	Op=!(Rtype+JALR+J+JAL+IMM)*op2=(IMM)						



## 2. Testing Simulation and Programs

### A. Selection Sort

This programs sorts

#	Instruction	Hexadecimal
1.	<b>addi R7, R0, 16</b>	40e8
2.	<b>addi R5, R0, 4</b>	40a4
	<b>Loopi:</b>	
3.	<b>addi R6, R7, 4</b>	47C1
4.	<b>addi R4, R5, -1</b>	459F
	<b>Loopj:</b>	
5.	<b>lw R1, 0(R7)</b>	A720
6.	<b>lw R2, 0(R6)</b>	A640
7.	<b>blt R1, R2, skip:</b>	AF40
8.	<b>sw R2, 0(R7)</b>	AE20
9.	<b>sw R1, 0(R6)</b>	E003
	<b>j update</b>	
	<b>skip:</b>	
10.	<b>sw R1, 0(R7)</b>	AF20
11.	<b>sw R2, 0(R6)</b>	AE40
	<b>update:</b>	
12.	<b>addi R6, R6, 4</b>	46C1
13.	<b>addi R4, R4 -1</b>	449F
14.	<b>Blt R0,R4,loopj</b>	9097
15.	<b>addi R7, R7, 4</b>	47E1
16.	<b>addi R5, R5, -1</b>	45BF
17.	<b>blt R0, R5, loopi</b>	90B2


## B. instruction

**This program tests all instructions**

#	instruction	Hexadecimal l	Comment/Remark
1.	<b>addi R1 R0 3</b>	<b>4023</b>	<b>R1 will have the value = 3</b>
2.	<b>addi R2 R0 1</b>	<b>4041</b>	<b>R2 will have the value= 1</b>
3.	<b>add R3 R1 R2</b>	<b>094c</b>	<b>R3 will have the value= 4</b>
4.	<b>or R3 R1 R2</b>	<b>014e</b>	<b>R3 will have the value= 3</b>
5.	<b>xor R3 R1 R2</b>	<b>014f</b>	<b>R3 will have the value= 2</b>
6.	<b>add R3 R1 R2</b>	<b>094c</b>	<b>R3 will have the value= 4</b>
7.	<b>nadd R3 R1 R2</b>	<b>094d</b>	<b>R3 will have the value= -2</b>
8.	<b>seq R3 R1 R1</b>	<b>092e</b>	<b>R3 will have the value= 1</b>
9.	<b>slt R3 R2 R1</b>	<b>0a2f</b>	<b>R3 will have the value= 1</b>
10.	<b>andi R3 R1 5</b>	<b>2165</b>	<b>R3 will have the value= 1</b>
11.	<b>candi R3 R1 5</b>	<b>2965</b>	<b>R3 will have the value= = - 2</b>
12.	<b>ori R3 R1 5</b>	<b>3165</b>	<b>R3 will have the value= 7</b>
13.	<b>xori R3 R1 5</b>	<b>3965</b>	<b>R3 will have the value= 6</b>
14.	<b>addi R3 R1 5</b>	<b>4165</b>	<b>R3 will have the value= 8</b>
15.	<b>naddi R3 R1 5</b>	<b>4965</b>	<b>R3 will have the value= 2</b>
16.	<b>seqi R3 R1 5</b>	<b>5165</b>	<b>R3 will have the value= 0</b>
17.	<b>slti R3 R1 5</b>	<b>5965</b>	<b>R3 will have the value= 1</b>
18.	<b>sll R3 R1 1</b>	<b>6161</b>	<b>R3 will have the value= 6</b>
19.	<b>srl R3 R1 1</b>	<b>6961</b>	<b>R3 will have the value= 1</b>
20.	<b>sra R3 R1 1</b>	<b>7161</b>	<b>R3 will have the value= 1</b>
21.	<b>ror R3 R1 1</b>	<b>7961</b>	<b>R3 will have the value= -2147483647</b>
22.	<b>bne R1 R2 L2</b>	<b>8943</b>	<b>It will take branch to L2, because R1 (3) not equal to R2 (1).</b>
23.	<b>add R0 R0 R0</b>	<b>0800</b>	<b>Dummy instruction</b>

24.	<b>add R0 R0 R0</b>	<b>0800</b>	<b>Dummy instruction</b>
25.	<b>L2:</b>		
26.	<b>blt R1 R2 L3</b>	<b>9143</b>	<b>It will not take branch to L2, because R1 (3) not less than R2 (1).</b>
27.	<b>add R0 R0 R0</b>	<b>0800</b>	<b>Dummy instruction</b>
28.	<b>add R0 R0 R0</b>	<b>0800</b>	<b>Dummy instruction</b>
29.	<b>L3:</b>		
30.	<b>bge R1 R2 L4</b>	<b>9943</b>	<b>It will take branch to L2, because R1 (3) greater than R2 (1).</b>
31.	<b>add R0 R0 R0</b>	<b>0800</b>	<b>Dummy instruction</b>
32.	<b>add R0 R0 R0</b>	<b>0800</b>	<b>Dummy instruction</b>
33.	<b>L4:</b>		
34.	<b>sw R1 1(R2)</b>	<b>aa21</b>	<b>R1 will be stored in data memory</b>
35.	<b>lw R3 1(R2)</b>	<b>a261</b>	<b>R3 will have the value= 3</b>
36.	<b>addi R1 R1 1 imm 100</b>	<b>4121 f064</b>	<b>R1 will have the value = 1001</b>
38.	<b>j L5</b>	<b>e002</b>	<b>New address= address +2</b>
39.	<b>add R0 R0 R0</b>	<b>0800</b>	<b>Dummy instruction</b>
40.	<b>L5:</b>		
41.	<b>jal L6</b>	<b>e802</b>	<b>R7= address New address= address +2,</b>
42.	<b>add R0 R0 R0</b>	<b>0800</b>	<b>Dummy instruction</b>
43.	<b>L6:</b>		
44.	<b>jalr R1 R0</b>	<b>d900</b>	<b>R1=address+1 New address= 0</b>

### 3.Teamwork



Name	Job
Abdulaziz Alshehri	Data Path, Arrange Pipelined Components in Data Path, Main Control
Osama Bujwaied	ALU, ALU Control, Hazard Detect Forward and Stall, Sort algorithm
Bassam AlDossary	PC control, Project Report Writing, Testing