Project: DSP

**Name:** Osama Mohammed Sultan


## -Flipflop module design Code:

```
module ff_mux (D,clk,rst,enable,Q,sel);
parameter WIDTH =18;
parameter RSTTYPE="SYNC";
input [WIDTH-1:0] D;
output [WIDTH-1:0] Q;
reg[WIDTH-1:0] Q_r;
input rst,clk,enable,sel;
generate
  if (RSTTYPE=="SYNC") begin
    always @(posedge clk) begin
      if (rst) begin
        Q_r<=0;
      else if (enable) begin
        Q_r <= D;
    end
  else if (RSTTYPE=="ASYNC") begin
    always @(posedge clk or posedge rst) begin
      if (rst) begin
        Q_r<=0;
      else if (enable) begin
        Q_r <= D;
    end
endgenerate
assign Q=(sel)?Q_r:D;
endmodule
```

## Flipflop module testbench Code:

```
initial begin
   clk=0;
   forever begin
     #5 clk =~clk; //increasing delay to ensure the operation of mux later
//===== testbench ================
initial begin
  rst=1;
 D=0;
  enable=0;
  sel=1;
 @(negedge clk);
  rst=1;
  repeat(20) begin
   enable=$random;
   D=$random;
   @(negedge clk);
  rst=0;enable=1;
  repeat(30) begin
   D=$random;
   @(negedge clk);
  //===== continues assignemnt checking ========
  rst=1;sel=0;
  repeat(20) begin
   enable=$random;
   D=$random;
  #2;
  rst=0;enable=0;
  repeat(30) begin
   D=$random;
  #2;
  enable=1;
  repeat(30) begin
   D=$random;
  #2;
$stop;
end
endmodule
```

## Flipflop module simulation:



### -DSP module design Code:

```
module DSP (
 A,B,C,D,carryin,M,P,carryout,
 carryoutF,clk,opmode,CEA,CEB,
 CEC, CECARRYIN, CEM, CED, CEOPMODE, CEP,
 RSTA, RSTB, RSTC, RSTD, RSTCARRYIN, RSTM,
 RSTOPMODE, RSTP, BCOUT, PCIN, PCOUT, BCIN,
 parameter A0REG=1'b0;parameter A1REG=1'b1;
 parameter B0REG=1'b0;parameter B1REG=1'b1;
 parameter CREG=1'b1;parameter DREG=1'b1;
 parameter MREG=1'b1;parameter PREG=1'b1;
 parameter CARRYINREG=1'b1;parameter CARRYOUTREG=1'b1;
 parameter OPMODEREG=1'b1;parameter CARRYINSEL="OPMODE5";
 parameter B_INPUT="DIRECT";parameter RSTTYPE="SYNC";
 input [17:0] A,B,D,BCIN;
 input [47:0] C,PCIN;
 input [7:0] opmode;
 input carryin,clk;
 input CEA,CEB,CEC,CED,CEM,CEP;
 input CECARRYIN,CEOPMODE;
 input RSTA,RSTB,RSTC,RSTD,RSTM,RSTP;
 input RSTCARRYIN,RSTOPMODE;
 output[35:0] M;
 output [47:0] P , PCOUT;
 output carryout, carryoutF;
 output [17:0] BCOUT;
//========= internal signals ====================
 wire [17:0] B0 in,B0 r,D r,A0 r,pre add sub,B1 in,A1 r;
 wire [7:0] opmode_r;
 wire [47:0] C_r,D_A_B_CONC,post_add_sub;
 reg [47:0] X,Z;
 wire [35:0] M_in;
 wire CYI input,CYO input,CYI r;
assign B0_in=(B_INPUT=="DIRECT")?B:(B_INPUT=="CASCADE")?BCIN:0;
ff_mux #(.WIDTH(8),.RSTTYPE("SYNC")) opmode_reg
(.D(opmode),.clk(clk),.enable(CEOPMODE),.rst(RSTOPMODE),.Q(opmode r),.sel(OPMODEREG));
ff mux #(.WIDTH(18),.RSTTYPE("SYNC")) D reg (.D(D),.clk(clk),.enable(CED),.rst(RSTD),.Q(D r),.sel(DREG));
```

```
ff_mux #(.WIDTH(18),.RSTTYPE("SYNC")) B0_reg
(.D(B0_in),.clk(clk),.enable(CEB),.rst(RSTB),.Q(B0_r),.sel(B0REG));
ff_mux #(.WIDTH(48),.RSTTYPE("SYNC")) C_reg (.D(C),.clk(clk),.enable(CEC),.rst(RSTC),.Q(C_r),.sel(CREG));
ff_mux #(.WIDTH(18),.RSTTYPE("SYNC")) A0_reg (.D(A),.clk(clk),.enable(CEA),.rst(RSTA),.Q(A0_r),.sel(A0REG));
assign pre_add_sub=(opmode_r[6]==0)?D_r+B0_r:D_r-B0_r;
assign B1_in=(opmode_r[4]==0)?B0_r:pre_add_sub;
ff_mux #(.WIDTH(18),.RSTTYPE("SYNC")) B1_reg
(.D(B1_in),.clk(clk),.enable(CEB),.rst(RSTB),.Q(BCOUT),.sel(B1REG));
ff_mux #(.WIDTH(18),.RSTTYPE("SYNC")) A1_reg
(.D(A0_r),.clk(clk),.enable(CEA),.rst(RSTA),.Q(A1_r),.sel(A1REG));
assign M_in=BCOUT*A1_r;
ff_mux #(.WIDTH(36),.RSTTYPE("SYNC")) M_reg (.D(M_in),.clk(clk),.enable(CEM),.rst(RSTM),.Q(M),.sel(MREG));
assign D_A_B_CONC={D_r[11:0],A1_r[17:0],BCOUT[17:0]};
always @(*) begin
//----- X MULTIPLEXER ------
 case (opmode_r[1:0])
   2'b00:X=0;
   2'b01:X=M; //========>X={11'b000_0000_0000,M}
   2'b10:X=P;
   2'b11:X=D_A_B_CONC;
 case (opmode_r[3:2])
   2'b00:Z=0;
   2'b01:Z=PCIN;
   2'b10:Z=P;
   2'b11:Z=C_r;
assign CYI_input=(CARRYINSEL=="CARRYIN")?carryin:(CARRYINSEL=="0PMODE5")?opmode_r[5]:0;
ff_mux #(.WIDTH(1),.RSTTYPE("SYNC")) CYI_reg
(.D(CYI_input),.clk(clk),.enable(CECARRYIN),.rst(RSTCARRYIN),.Q(CYI_r),.sel(CARRYINREG));
assign {CYO_input,post_add_sub}=(opmode_r[7]==0)?(Z+X+CYI_r):(Z-(X+CYI_r));
ff_mux #(.WIDTH(1),.RSTTYPE("SYNC")) CYO_reg
(.D(CYO_input),.clk(clk),.enable(CECARRYIN),.rst(RSTCARRYIN),.Q(carryout),.sel(CARRYOUTREG));
assign carryoutF=carryout;
ff_mux #(.WIDTH(48),.RSTTYPE("SYNC")) P_reg
(.D(post_add_sub),.clk(clk),.enable(CEP),.rst(RSTP),.Q(P),.sel(PREG));
assign PCOUT=P;
```

### -DSP module testbench Code:

```
module DSP_tb();
  reg carryin,clk,CEA,CEB,CEC,CED,CEM,CEP;
  reg CECARRYIN,CEOPMODE,RSTA,RSTB,RSTC,RSTD,RSTM;
  reg RSTP,RSTCARRYIN,RSTOPMODE;
  reg [17:0] A,B,D,BCIN;
 reg [47:0] C,PCIN;
 reg [7:0] opmode;
 wire [35:0] M;
 wire [47:0] P , PCOUT;
 wire carryout, carryoutF;
 wire [17:0] BCOUT;
//===== DUT INIT. ===========
  DSP_dut (.carryin(carryin),.clk(clk),.CEA(CEA),.CEB(CEB),.CEC(CEC),.CED(CED),
  .CEM(CEM),.CEP(CEP),.CECARRYIN(CECARRYIN),.CEOPMODE(CEOPMODE),.RSTA(RSTA),.RSTB(RS
  .RSTC(RSTC),.RSTD(RSTD),.RSTM(RSTM),.RSTP(RSTP),.RSTCARRYIN(RSTCARRYIN),.RSTOPMODE
(RSTOPMODE),
  .A(A),.B(B),.D(D),.BCIN(BCIN),.C(C),.PCIN(PCIN),.opmode(opmode),.M(M),.P(P),.PCOUT
(PCOUT),
  .carryout(carryout),.carryoutF(carryoutF),.BCOUT(BCOUT));
//===== clock generation ========
initial begin
 clk=0;
 forever begin
 #1 clk =~clk;
//========== testbench ==========
/*- wait clock cycle for BCOUT
 - wait two clock cycle for M
  - wait one - two - three clock cycles for the output depends on X and Z */
initial begin
  CEA=1; CEB=1; CEC=1; CED=1; CEM=1; CEP=1;
  CECARRYIN=1; CEOPMODE=1; RSTA=1; RSTB=1; RSTC=1; RSTD=1; RSTM=1;
  RSTP=1; RSTCARRYIN=1; RSTOPMODE=1;
  A=0; B=0; C=0; D=0; BCIN=0;
  PCIN=0; opmode=0; carryin=0;
 @(negedge clk);
  RSTA=0; RSTB=0; RSTC=0; RSTD=0; RSTM=0;
  RSTP=0; RSTCARRYIN=0; RSTOPMODE=0;
```


```
A=0; B=2; C=3; D=0; BCIN=5;
PCIN=1; opmode=0; carryin=0;
repeat(3) begin
  @(negedge clk);
end
A=1; B=3; C=4; D=5; BCIN=5;
PCIN=15; opmode='b0000 0001; carryin=0;
 repeat(3) begin
  @(negedge clk);
A=4; B=4; C=9; D=10; BCIN=5;
PCIN=15; opmode='b0_1_1_0_00_10; carryin=0;
 repeat(3) begin
  @(negedge clk);
end
A=90; B=40; C=90; D=150; BCIN=12;
PCIN=15; opmode='b0_0_0_0_00_11; carryin=1;
  repeat(3) begin
  @(negedge clk);
A=10; B=40; C=20; D=90; BCIN=25;
PCIN=15; opmode='b0_0_0_0_01_00; carryin=1;
  repeat(3) begin
  @(negedge clk);
end
A=3; B=2; C=1; D=9; BCIN=30;
PCIN=20; opmode='b0_0_0_0_01_01; carryin=1;
  repeat(3) begin
  @(negedge clk);
end
  A=3; B=2; C=1; D=9; BCIN=30;
PCIN=20; opmode='b0_0_0_0_01_01; carryin=1;
 repeat(3) begin
  @(negedge clk);
end
  A=5; B=15; C=1; D=30; BCIN=30;
PCIN=20; opmode='b0_0_0_0_10_01; carryin=1;
  repeat(3) begin
  @(negedge clk);
end
  A=5; B=15; C=10; D=30; BCIN=30;
PCIN=20; opmode='b0 0 0 0 11 01; carryin=1;
```

```
repeat(3) begin
   @(negedge clk);
  A=5; B=15; C=12; D=30; BCIN=30;
  PCIN=20; opmode='b0_0_0_1_11_01; carryin=1;
   repeat(3) begin
   @(negedge clk);
  A=5; B=15; C=9; D=30; BCIN=30;
  PCIN=20; opmode='b0_0_1_0_11_01; carryin=1;
   repeat(3) begin
   @(negedge clk);
  A=5; B=15; C=3; D=30; BCIN=30;
 PCIN=20; opmode='b0_1_0_0_11_01; carryin=1;
   repeat(3) begin
   @(negedge clk);
 A=5; B=15; C=6; D=30; BCIN=30;
 PCIN=20; opmode='b1_0_0_0_11_01; carryin=1;
   repeat(3) begin
   @(negedge clk);
$stop;
endmodule
```


### -DO file:


```
vlib work
vlog flipflop.v DSP.v DSP_tb.v
vsim -voptargs=+acc work.DSP_tb
add wave *
run -all
```

# -Simulation:





# -Elaboration:








# -Synthesis:














Q Search




# -FF MUX synthesis:




## -Utilization report:




### -timing report:




# -Implementation:






### -Utilization report:



### -timing report:



### -Constraints file:

```
## To use it in a project:
project
## Clock signal
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports clk]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk]
## Switches
```

```
IOSTANDARD LVCMOS33 } [get_ports {seg[4]}]
##Buttons
                                        IOSTANDARD LVCMOS33 } [get_ports btnL]
```

```
#set_property -dict { PACKAGE_PIN N19
```

```
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 18 [get_debug_ports u_ila_0/probe0]
```

```
connect\_debug\_port \ u\_ila\_0/probe0 \ [get\_nets \ [list \ \{A\_IBUF[0]\} \ \{A\_IBUF[1]\} \ \{A\_IBUF[2]\} \ \{A\_IBUF[3]\} \ \{A\_IBUF[4]\} \}
\{A_{BUF}[5]\} \{A_{BUF}[6]\} \{A_{BUF}[7]\} \{A_{BUF}[8]\} \{A_{BUF}[9]\} \{A_{BUF}[10]\} \{A_{BUF}[11]\} \{A_{BUF}[12]\}
{A_IBUF[13]} {A_IBUF[14]} {A_IBUF[15]} {A_IBUF[16]} {A_IBUF[17]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 48 [get_debug_ports u_ila_0/probe1]
connect\_debug\_port \ u\_ila\_0/probe1 \ [get\_nets \ [list \ \{C\_IBUF[0]\} \ \{C\_IBUF[1]\} \ \{C\_IBUF[2]\} \ \{C\_IBUF[3]\} \ \{C\_IBUF[4]\} 
{C_IBUF[5]} {C_IBUF[6]} {C_IBUF[7]} {C_IBUF[8]} {C_IBUF[9]} {C_IBUF[10]} {C_IBUF[11]} {C_IBUF[12]}
{C_IBUF[21]} {C_IBUF[22]} {C_IBUF[23]} {C_IBUF[24]} {C_IBUF[25]} {C_IBUF[26]} {C_IBUF[27]} {C_IBUF[28]}
{C_IBUF[30]} {C_IBUF[30]} {C_IBUF[31]} {C_IBUF[32]} {C_IBUF[33]} {C_IBUF[34]} {C_IBUF[35]} {C_IBUF[36]}
{C_IBUF[37]} {C_IBUF[38]} {C_IBUF[39]} {C_IBUF[40]} {C_IBUF[41]} {C_IBUF[42]} {C_IBUF[43]} {C_IBUF[44]}
{C_IBUF[45]} {C_IBUF[46]} {C_IBUF[47]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 18 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {BCOUT_OBUF[0]} {BCOUT_OBUF[1]} {BCOUT_OBUF[2]}
{BCOUT_OBUF[3]} {BCOUT_OBUF[4]} {BCOUT_OBUF[5]} {BCOUT_OBUF[6]} {BCOUT_OBUF[7]} {BCOUT_OBUF[8]}
 \{ \texttt{BCOUT\_OBUF[9]} \ \{ \texttt{BCOUT\_OBUF[10]} \ \{ \texttt{BCOUT\_OBUF[11]} \} \ \{ \texttt{BCOUT\_OBUF[12]} \} \ \{ \texttt{BCOUT\_OBUF[13]} \} \ \{ \texttt{BCOUT\_OBUF[14]} \} 
{BCOUT_OBUF[15]} {BCOUT_OBUF[16]} {BCOUT_OBUF[17]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 18 [get_debug_ports u_ila_0/probe3]
connect\_debug\_port\ u\_ila\_0/probe3\ [get\_nets\ [list\ \{B\_IBUF[0]\}\ \{B\_IBUF[1]\}\ \{B\_IBUF[2]\}\ \{B\_IBUF[3]\}\ \{B\_IBUF[4]\}
 \{B\_IBUF[5]\} \ \{B\_IBUF[6]\} \ \{B\_IBUF[7]\} \ \{B\_IBUF[9]\} \ \{B\_IBUF[10]\} \ \{B\_IBUF[11]\} \ \{B\_IBUF[12]\} 
{B_IBUF[13]} {B_IBUF[14]} {B_IBUF[15]} {B_IBUF[16]} {B_IBUF[17]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 18 [get_debug_ports u_ila_0/probe4]
connect\_debug\_port \ u\_ila\_0/probe4 \ [get\_nets \ [list \ \{D\_IBUF[0]\} \ \{D\_IBUF[1]\} \ \{D\_IBUF[2]\} \ \{D\_IBUF[3]\} \ \{D\_IBUF[4]\} \} 
{D_IBUF[5]} {D_IBUF[6]} {D_IBUF[7]} {D_IBUF[8]} {D_IBUF[9]} {D_IBUF[10]} {D_IBUF[11]} {D_IBUF[12]}
{D_IBUF[13]} {D_IBUF[14]} {D_IBUF[15]} {D_IBUF[16]} {D_IBUF[17]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 8 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {opmode_IBUF[0]} {opmode_IBUF[1]} {opmode_IBUF[2]}
{opmode_IBUF[3]} {opmode_IBUF[4]} {opmode_IBUF[5]} {opmode_IBUF[6]} {opmode_IBUF[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 48 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {PCOUT_OBUF[0]} {PCOUT_OBUF[1]} {PCOUT_OBUF[2]}
{PCOUT_OBUF[3]} {PCOUT_OBUF[4]} {PCOUT_OBUF[5]} {PCOUT_OBUF[6]} {PCOUT_OBUF[7]} {PCOUT_OBUF[8]}
{PCOUT_OBUF[9]} {PCOUT_OBUF[10]} {PCOUT_OBUF[11]} {PCOUT_OBUF[12]} {PCOUT_OBUF[13]} {PCOUT_OBUF[14]}
 \{ PCOUT\_OBUF[15] \} \ \{ PCOUT\_OBUF[16] \} \ \{ PCOUT\_OBUF[17] \} \ \{ PCOUT\_OBUF[18] \} \ \{ PCOUT\_OBUF[19] \} \ \{ PCOUT\_OBUF[16] \} 
{PCOUT_OBUF[21]} {PCOUT_OBUF[22]} {PCOUT_OBUF[23]} {PCOUT_OBUF[24]} {PCOUT_OBUF[25]} {PCOUT_OBUF[26]}
```

```
 \{ PCOUT\_OBUF[27] \} \ \{ PCOUT\_OBUF[28] \} \ \{ PCOUT\_OBUF[29] \} \ \{ PCOUT\_OBUF[30] \} \ \{ PCOUT\_OBUF[31] \} \ \{ PCOUT\_OBUF[32] \} 
{PCOUT_OBUF[33]} {PCOUT_OBUF[34]} {PCOUT_OBUF[35]} {PCOUT_OBUF[36]} {PCOUT_OBUF[37]} {PCOUT_OBUF[38]}
 \{ PCOUT\_OBUF[39] \} \ \{ PCOUT\_OBUF[40] \} \ \{ PCOUT\_OBUF[41] \} \ \{ PCOUT\_OBUF[42] \} \ \{ PCOUT\_OBUF[43] \} \ \{ PCOUT\_OBUF[40] \} 
{PCOUT_OBUF[45]} {PCOUT_OBUF[46]} {PCOUT_OBUF[47]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 48 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {PCIN_IBUF[0]} {PCIN_IBUF[1]} {PCIN_IBUF[2]} {PCIN_IBUF[3]}
{PCIN_IBUF[4]} {PCIN_IBUF[5]} {PCIN_IBUF[6]} {PCIN_IBUF[7]} {PCIN_IBUF[8]} {PCIN_IBUF[9]} {PCIN_IBUF[10]}
{PCIN_IBUF[11]} {PCIN_IBUF[12]} {PCIN_IBUF[13]} {PCIN_IBUF[14]} {PCIN_IBUF[15]} {PCIN_IBUF[16]}
 \{PCIN\_IBUF[17]\} \ \{PCIN\_IBUF[18]\} \ \{PCIN\_IBUF[19]\} \ \{PCIN\_IBUF[20]\} \ \{PCIN\_IBUF[21]\} \ \{PCIN\_IBUF[22]\} 
{PCIN_IBUF[23]} {PCIN_IBUF[24]} {PCIN_IBUF[25]} {PCIN_IBUF[26]} {PCIN_IBUF[27]} {PCIN_IBUF[28]}
{PCIN\_IBUF[29]} {PCIN\_IBUF[30]} {PCIN\_IBUF[31]} {PCIN\_IBUF[32]} {PCIN\_IBUF[33]} {PCIN\_IBUF[34]}
{PCIN_IBUF[35]} {PCIN_IBUF[36]} {PCIN_IBUF[37]} {PCIN_IBUF[38]} {PCIN_IBUF[39]} {PCIN_IBUF[40]}
{PCIN_IBUF[41]} {PCIN_IBUF[42]} {PCIN_IBUF[43]} {PCIN_IBUF[44]} {PCIN_IBUF[45]} {PCIN_IBUF[46]}
{PCIN_IBUF[47]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 36 [get_debug_ports u_ila_0/probe8]
connect\_debug\_port \ u\_ila\_0/probe8 \ [get\_nets \ [list \ \{M\_OBUF[0]\} \ \{M\_OBUF[1]\} \ \{M\_OBUF[2]\} \ \{M\_OBUF[3]\} \ \{M\_OBUF[4]\} \} 
\{M\_OBUF[5]\}\ \{M\_OBUF[6]\}\ \{M\_OBUF[7]\}\ \{M\_OBUF[9]\}\ \{M\_OBUF[10]\}\ \{M\_OBUF[11]\}\ \{M\_OBUF[12]\}
 \{ \texttt{M\_OBUF[13]} \; \{ \texttt{M\_OBUF[14]} \; \{ \texttt{M\_OBUF[15]} \; \{ \texttt{M\_OBUF[16]} \; \{ \texttt{M\_OBUF[17]} \; \{ \texttt{M\_OBUF[18]} \; \{ \texttt{M\_OBUF[19]} \; \{ \texttt{M\_OBUF[20]} \} \; \{ \texttt{M\_OBUF[18]} \; \{ \texttt{M\_OBUF[19]} \; \{ \texttt{M\_OBUF[20]} \} \; \{ \texttt{M\_OBUF[18]} \; \{ \texttt{M\_OBUF[19]} \; \{ \texttt{M\_OBUF[20]} \} \; \{ \texttt{M\_OBUF[20]} \} \; \{ \texttt{M\_OBUF[20]} \; \{ \texttt{M\_OBUF[20]} \} \; \{ \texttt{M\_O
 \{ \texttt{M\_OBUF[21]} \; \{ \texttt{M\_OBUF[22]} \; \{ \texttt{M\_OBUF[23]} \; \{ \texttt{M\_OBUF[24]} \; \{ \texttt{M\_OBUF[25]} \; \{ \texttt{M\_OBUF[26]} \; \{ \texttt{M\_OBUF[27]} \; \{ \texttt{M\_OBUF[28]} \} \; \} \} 
{M\_OBUF[29]} {M\_OBUF[30]} {M\_OBUF[31]} {M\_OBUF[32]} {M\_OBUF[33]} {M\_OBUF[34]} {M\_OBUF[35]}]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list carryoutF_OBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list CEA_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list CEB_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list CEC_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list CECARRYIN_IBUF]]
create_debug_port u_ila_0 probe
```

```
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list CED_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list CEM_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list CEOPMODE_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list CEP_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list clk_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list RSTA_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list RSTB_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list RSTC_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list RSTCARRYIN_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list RSTD_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list RSTM_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
```

```
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list RSTOPMODE_IBUF]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list RSTP_IBUF]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_IBUF_BUFG]
```