# Implementation of FPGA based star tracker pre processing pipeline

Oscar Björkgren

Supervisors, Åbo Akademi: Annamari Soini, Johan Lilius Supervisors, Aboa Space Research Oy: Tero Säntti, Tuomo Komulainen Master's thesis in Computer Engineering Åbo Akademi

Abstract

Keywords

Abbreviations

# Contents

1	Intr	roduction	1
2	Cus	etom hardware design	2
	2.1	Single and general purpose processors	2
	2.2	FPGA Overview	3
	2.3	System design with HDL	6
	2.4	System design with IP cores	7
3	Sys	tem requirements	g
	3.1	System specification	10
		3.1.1 System components	10
4	FP	GA based computer hardware	12
	4.1	Communication	12
	4.2	Memory	13
		4.2.1 SDRAM	13
	4.3	Computation	15
5	Doc	cumentation	16
	5.1	Pipeline algorithms	16
		5.1.1 Box Filter	16
		5.1.2 Thresholding	16
		5.1.3 Connected component labeling and analysis	16
6	Dev	velopment process	17
7	Rev	view and reflection	18
8	Dis	cussion	19

Bibliography 19

# List of Figures

2.1	Graph showing increasing popularity of specialized hardware in	
	high performance computing $[1]$	3
2.2	FPGA architecture. An FPGA consist of configurable logic blocks,	
	wires, and input/output pads [2]	4
2.3	Diagram of a configurable logic block. A CLB consists of logic	
	element containers called slices, inputs and outputs, and a switch	
	matrix which connects the CLB to other CLBs [3]	5
2.4	Look-up table with 4 memory cells and two multiplexers. The	
	FPGA design initializes memory cells $\mathbf{a}\text{-}\mathbf{b}$ and uses inputs $\mathbf{x}1$ and	
	$\mathbf{x0}$ to select value $\mathbf{y}$ [2]	5
2.5	DSP system design on FPGA [2]	6
2.6	Common SoC found in smartphones include ARM based CPU and	
	a DSP. [4]	8
3.1	Flowchart of StreakDet software [5]	9
4.1	SDRAM memory cell. The capacitor traps the charge which is	
	controlled by the transistor at the top [6]	14
4.2	SDRAM geometry.	14

# List of Tables

റ	- 1		1 C	, • 1	•	10
. 1	1.1	тарте от пинсыонал	a.nci non-ii	писыюная	system requirements.	

### 1. Introduction

A hardware based solution for a software algorithm is sometimes needed within application areas where performance matters the most. One example of this is the aerospace industry where the most optimized solution is sometimes the only choice. In this thesis I work together with Aboa Space Research Oy to create a hardware implementation of a pre-processor module for a star tracker system using a software component as a basis. A star tracker is commonly used as part of a larger system where the role of the tracker is to provide orientational data to other components. This information might be used for navigation and control or in combination with scientific instruments to help with further analysis. Hardware design can be inspired by software algorithms when designed for a specific purpose as in this case. The software defines the functional part of the system, which leaves a big part of the supporting architecture to be designed. In this thesis I will explain the process of implementing functionality to a digital circuit, by example.

To complete a set of tasks in any environment, a scientific project needs well defined tools to reach its goals. In technologically restricted environments such as space, tools often need to be multipurpose for optimal use. An image sensor is in this case used for providing reference data for a star tracker. This image sensor can provide data to multiple systems by reuse of data or capturing new images with other settings. The purpose of the system in this project is to refine data from predefined sensors to provide additional and reinforcing information about the environment for the use of other scientific instruments. The goal of this thesis is to create a roadmap of the system design process and include theory of relevant areas.

# 2. Custom hardware design

### 2.1 Single and general purpose processors

A general purpose processor refers to a hardware computing platform which is designed for universal use with broad benefits across different problem solving domains. Computing platforms such as microprocessors and CPUs are examples of this type of processor, their hardware logic is implemented in such a way that it enables a large variety of computations to be performed. The characteristics of a processor for general problem solving are well suited to common tasks where there might be many hard- and software abstractions between the application interface and hardware logic. This is a necessity in for example PCs.

When hardware is required for a single purpose with a finite set of tasks to be performed there will be drawbacks with using hardware designed with flexibility in mind. This could be compared to the use of a multitool for driving a screw into a piece of wood when in fact only a screwdriver is needed. It is not the wrong way to do it but there is a more optimized way of achieving the result. Any CPU could be used for computer graphics calculations but since GPUs are designed for the single purpose of this type of processing it is a better tool for the job.

Single purpose processors have a rich history with roots in the early ages of computers. Vector processors were for example used in supercomputers. This was before computers were seen as general purpose technology and high performance computing was about as common as ordinary PCs. Since recent years the utilization of specialized hardware has been rising, with new application areas evolving. Single purpose processors such as GPUs and FPGAs have found themselves into areas such as machine learning, cryptocurrency mining, and other high performance computing applications. As the hardware used in aerospace applications generally is specialized due to strict requirements, single purpose computing platforms are heavily used. For example, the NASA perseverance Mars rover




Figure 2.1: Graph showing increasing popularity of specialized hardware in high performance computing [1]

relies heavily on Xilinx manufactured FPGAs for different tasks, such as image processing pipelines [7].

#### 2.2 FPGA Overview

A field programmable gate array, or FPGA, is a digital integrated circuit that consists of millions of logic blocks that can be configured to perform different operations. The process of configuring the logic blocks is called FPGA design and can be compared to the design of integrated circuits. Reconfigurability and ease of design are the main advantages when using an FPGA as a computing platform. When comparing a FPGA design to a solution that is developed using software, the FPGA stands out with process pipelining and high a level of parallel processing. The difference between executing a software program on a processor and executing the equivalent operation on an FPGA is that the compiled software instructs the processor to do operations in a generic way, as in loading a register and shifting a bit. An FPGA does not need to explicitly load a register because the registers are by default connected to the input of the operation, which is defined by the FPGA design. A bit shift operation is typically an inexpensive operation regardless of the computing platform, but the FPGA can pipeline the result directly into another register or operation, which saves clock cycles [2].

Xilinx is one of the key companies involved in FPGA production both currently and historically. They introduced the world to FPGAs in 1985 and have since then led the programmable logic technology industry with a 51% market share of programmable logic device suppliers in 2017. Major end market categories for Xilinx are aerospace, defense, and communications. The main competitor of Xilinx is Intel with a market share of 37% [8][9].

The basic internal elements of an FPGA consist of circuits such as look-up tables, flip-flops, wires, and input/output pads. Using these elements the FPGA design is implemented in the hardware. The architecture is explained by Figure 2.2 which shows a matrix arrangement of configurable logic blocks which are connected to each other with wires running between them. The wires also run to the input/output pads which enables interfacing with off-chip components such as SDRAM or sensors [2]. Configurable logic blocks contain the look-up tables and flip flops. An overview of a CLB is shown in Figure 2.3.




Figure 2.2: FPGA architecture. An FPGA consist of configurable logic blocks, wires, and input/output pads [2].

The slices in Figure 2.3 represent the core element of any FPGA. Slices consist of look-up tables, storage elements, multiplexers, and carry logic. Depending on the FPGA there are different number of slices per CLB. The slices are collectively responsible for implementing a significant portion of the FPGA design [3].

Look-up tables, or LUTs, are mainly used as logic elements in FPGAs. They can implement any boolean logic operation by combining memory cells with multiplexers. The look-up table is essentially a truth table that can be used for reading the result of boolean operations. Memory cells and multiplexer routings are initialized by the FPGA design, which is what makes the look-up table el-




Figure 2.3: Diagram of a configurable logic block. A CLB consists of logic element containers called slices, inputs and outputs, and a switch matrix which connects the CLB to other CLBs [3].

ement configurable [2]. An example of a 4 memory cell wide LUT is shown in Figure 2.4.




Figure 2.4: Look-up table with 4 memory cells and two multiplexers. The FPGA design initializes memory cells  $\mathbf{a}$ - $\mathbf{b}$  and uses inputs  $\mathbf{x1}$  and  $\mathbf{x0}$  to select value  $\mathbf{y}$  [2]

The circuit elements discussed in this chapter form the basic blocks of FPGA technology. A larger set of elements are often included in an FPGA to enable some optimizations and further functionality in the design. For example, there are different types of slices a CLB can contain, which makes it more suitable for storage purposes rather than logic. Signal processing pipelines are a popular use case for FPGAs and they often contain slices specialized for operations in this problem domain. Digital signal processing can be accelerated by parallelizing operations in an SIMD fashion, thus to maximize the advantage there can often be found a large number of these slices. Figure 2.5 shows an example of an FPGA configuration with some of these specialized blocks mapped out. The green CLBs

are designated to memory usage and are closely coupled to the red DSP blocks to enable fast processing of the stored data. The purple external memory controllers use the input/output pads to interface with external memory such as SDRAM [2] [3].




Figure 2.5: DSP system design on FPGA [2]

When comparing FPGAs with each other the main performance metrics are power consumption and number of logic cells. The number of logic cells determines the size and complexity of the design that the FPGA can fit. Additionally, the FPGAs can often be compared by specifications such as specialized CLB slices, IO interfaces, and communication rates. Clock speed is seldom compared because although there is an upper limit, it is often design specific [3] [2].

### 2.3 System design with HDL

The main tool for creating an FPGA design is a hardware description language (HDL). VHDL and Verilog are examples of commonly used HDLs. Compared to conventional computer programming languages, HDLs are used in a data flow fashion to describe the timing and logic of an integrated circuit. The data flow description of a circuit in an HDL is such that all code blocks are executed simultaneously by default. This is one of the main advantages of FPGAs as the system is inherently parallelized. It creates also one of the biggest challenges in HDL based design as it complicates the timing of events and resource concurrency.

The output of an HDL design is produced by a build process that computes the high level data flow description into low level circuit elements and routing. This can be compared to the compilation phase of code written in a statically typed software programming language.

The synthesis process is where the HDL design known as register transfer level code is transformed to a gate level description called netlist. The netlist is a mapping of circuit components that are found inside the FPGA. The convenience of HDL based design is being able to describe the circuit at a higher level. In practice this means that registers and buses are created and connected to be inferred into low level circuitry at the synthesis phase. When developing a design against a specific FPGA, a bitstream file is created to configure the device with. The end product of an HDL based design is the bitstream file or, alternatively, the synthesis result as it can be used for simulation purposes by a test bench [10].

### 2.4 System design with IP cores

Designing a hardware system often involves components of a reusable nature, such as dividers, communication protocols, and memory controllers. Intellectual property (IP) cores are distributions of components such as these. An IP core can be of varying complexity as it can consist of a solution for a specific task or describe a complete SoC. IP cores are licensed through a patented design which is what the name refers to. They can often be configured to suit different properties of the implementation such as data width and clock rate. The core is then connected to the system using an HDL. The core itself may consist of software or hardware macros. The software macro is an HDL implementation of the IP core logic that is built to the specific FPGA with the rest of the system design. A hardware macro IP core is prebuilt and FPGA specific [11] [10].

The hardware sector and consumer electronics industry relies heavily on reusable IP cores. For example the SoC or motherboard found in mobile phones often include ARM based processor cores licensed from ARM holdings. The producer of the mobile phone benefits from avoiding the development of the processing unit but still have the ability to customize the SoC to a high degree by combining different processing units, memories, and other IP cores [4] [12]. Figure 2.6 shows the architecture of a SoC which has an ARM based CPU, and other modules commonly found in mobile phones. In addition to the CPU, any of the remaining modules might also be licensed IP cores.




Figure 2.6: Common SoC found in smartphones include ARM based CPU and a DSP. [4]

In aerospace applications, the advantage of IP cores are utilized in the same manner as within the mobile phone industry. Additional requirements such as fault tolerance limits, redundancy, and formal verification of the IP cores increase the advantage of their usage when comparing to in house developed solutions. This however, comes with pricier licenses compared to non aerospace grade IP core designs. Also, due to the specialized requirements, lower competition in the market sector can be expected, increasing the prices even more [13].

In addition to FPGA products, Xilinx also provides design tools and IP cores to help with development on their FPGA platforms. Their IP core library range from common IC to complete microcontrollers. Some of the cores are available free to use through Vivado design suite, and a majority of them are soft cores to allow compatibility across their FPGAs. Integration of the IP cores and other development is also done through Vivado [10].

# 3. System requirements

A hardware implementation of an image analysis software component is to be developed to be used on an FPGA. The software in question is a product of a European space agency funded research project regarding detection and analysis of space debris in low earth orbit. Using computer vision among other analysis, space debris is identified from image data. With the help of a star catalog the image is mapped to a position in space to provide positional data of the detected debris. A diagram of the system is shown in Figure 3.1. The software component relevant to this project is the Pre-processing & Segmentation part of the diagram, which is in the input phase of the complete system [5] [14].



Figure 3.1: Flowchart of StreakDet software [5]

The star extraction process in StreakDet passes the input image through a series of algorithms to identify stars. The algorithms are well known image filters and analysis methods that in combination with each other produces a way to pick out objects from an image. The main task in this project is to identify these algorithms and fit them into a hardware design using a hardware description language.

Star extraction is a key stage of a star tracker system which uses a star catalog to match the extracted stars against. Using the star matches and catalog information the position and orientation of the captured image can be determined. The goal of this project is to create a pre-processing pipeline to be used in a star tracker.

### 3.1 System specification

The specification consists of development and system requirements as well as description of tools and components. System requirements are created based on meetings and discussions with Aboa Space Research Oy. Some requirements are derived from higher level requirements to suit the development process. Table 3.1 presents an overview of the system in a functional and non-functional requirements fashion.

Req.	Functional requirement	Non-functional requirement
Id		
1	The FPGA is used as processing	Convert StreakDet star extraction
	node for extracting stars from an	software algorithm to a hardware
	optical image	design
2	A communication channel is avail-	FPGA implements memory con-
	able for shared memory usage	troller interface and USB port con-
		troller
3	Allow configuration of processing	Frontend software is used for
	pipeline parameters	pipeline configuration
4	Processed images and intermedi-	Pipeline stage results are written
	ate results can be verified	to storage
5	Performance metrics of process	Pipeline captures and stores met-
	and stages can be viewed	rics along the stages

Table 3.1: Table of functional and non-functional system requirements

### 3.1.1 System components

#### Processing nodes

The system consists of two nodes, the host machine and target FPGA. Because the application of this system will be different in a production environment, the FPGA part should not be too dependent on the host machine. When integrated into a larger system with shared memories and communication, the FPGA will have to be able to read an input image directly from memory. The same applies for the output, the register where the output is written needs to be configurable and not sent to a host machine by default.

#### FPGA module

The FPGA module Opal Kelly XEM7305 chip with a Xilinx Spartan-7 FPGA will function as a testbed for development. The module contains a part from the FPGA external SDRAM memory and communication interfaces such as USB 3. These features allow for host machine communication and data storage of features such as images, star catalog and output. These data could be stored on the FPGA itself but using the SDRAM is a sustainable solution because it allows for shared memory usage in production and more flexible image and star catalog sizes.

# 4. FPGA based computer hardware

Common computer hardware is the corner stone of any digital circuit that needs to perform common tasks such as storing and transmitting data. With the help of the basic elements of an FPGA discussed in Chapter 2, circuits of this nature can be created. Although an 8-bit adder circuit can be regarded as common computer hardware, the focus of this chapter is on larger circuits used as hardware modules such as memory and communication interfaces. The components discussed are essential building blocks for the image processing pipeline.

#### 4.1 Communication

The system requirements states a communication channel for shared memory usage which is needed for controlling the FPGA. Machine to machine communication is enabled trough the interfaces available on the Opal Kelly FPGA module. The default interface on XEM7305 is USB 3.0.

The advantage of the USB standard in general is flexibility and ease of use. Transfer speed is not a high priority in this case because of the relatively small size of data. The USB module on the XEM7305 contains the port it self and a microcontroller which is exposed to various systems on the FPGA module. The HDL interface of the USB controller is a hard IP core.

Internally, the FPGA uses communication channels defined by the HDL. The limiting factor and bottleneck is often some hardware module that place certain requirements on the communication, for example the USB3 or memory controller. When working outside these type of dependencies, the throughput of the system can be optimized by maximizing the bit width between modules. When applying this to the image processing pipeline context, this might be practical within

communication of image data. The implementation of this requires more memory cells and wires, which in turn increases the footprint of the FPGA design.

When comparing to a software program the same optimization method of maximizing bit width might be considered. This however does not inherently result in a gain in throughput because conventional CPU's have a fixed bit width for its operations. When this limit is exceeded the operation needs to be performed across multiple clock cycles which counter acts the wanted result. The bit width of an operation on a FPGA during a clock cycle is consistent with the HDL definition.

### 4.2 Memory

To enable processing of image data, a set of storage mechanisms is necessary. The dependence to a mechanism is mostly based on the size of the data and how it will be used. As in conventional CPU architectures, different levels of memory is used to satisfy these dependencies.

FPGAs are generally not well suited for storing a large quantity of data as it's considered inefficient use of available CLBs. Since customization is a key feature, the most standardized parts, such as memory, is often placed outside the FPGA. Off chip memory allows storage of large data, such as images, freeing up CLBs to other usage such as computation and logic. The downside with off chip components is them often being a bottleneck in the system. This is due to a number of factors such as restrictions in clock speed, concurrency, and bus width. A larger FPGA with increased number of CLBs could offset the need for off chip memory avoiding the bottleneck, with consequences being greater power consumption and physical size, potentially invalidating the solution.

#### 4.2.1 SDRAM

One of the most common storage mechanism is SDRAM which is useful to store data that is frequently used and ranges from kilobytes to megabytes in size. Key features include random access, meaning same access time for any part of the memory, and high bandwidth. It is often paired with FPGAs because it is next in the memory hierarchy after on chip storage mechanisms.

At the core of SDRAM lies capacitors trapping the charge representing a bit. An overview of a typical SDRAM circuit is shown in Figure 4.1. The capacitors are refreshed periodically to retain the stored data. This makes SDRAM a volatile memory, requiring power to function. The advantage against closely related memory types such as flash memory, is that it does not degrade at the same rate of read/write cycles and it's truly random access, giving the advantage to SDRAM as a volatile working memory in most FPGA applications [6] [15].




Figure 4.1: SDRAM memory cell. The capacitor traps the charge which is controlled by the transistor at the top [6].

The memory cells in SDRAM are ordered in rows and columns, forming an array. A collection of these arrays are referred to as memory banks. The number of rows, columns, arrays,

and banks varies depending on the type of SDRAM, but is usually a power of 2. Figure 4.2 shows the geometry of a SDRAM with 4 banks with 4 arrays each. The data width of a memory is the number of arrays that are stacked inside each memory bank. When accessing a specific row and column, the number of affected bits are the same as the data width of the memory.

To increase SDRAM performance, double data rate (DDR) is used to access data at double the clock rate. DDR enables accessing a memory bank on both rising and falling edge of the clock cycle. A prefetch mechanism en-




Figure 4.2: SDRAM geometry.

ables the transfer of multiple bits concurrently per bank access, increasing the throughput even more. This mechanism enables efficient use of the internal SDRAM bus width by also transferring data from neighboring addresses. The gain comes from the fact that the time to access a single address is the same as accessing the neighboring ones as well. The prefetch mechanism gives an advantage to data which is structured in a way where each access is in close by addresses. The width of the prefetch data depends on DDR version. Other variations between DDR version is the supported clock frequency and burst length, which is a feature related to the prefetch mechanism. The burst length specifies the number of SDRAM words contained in each read or write operation [16].

The XEM7305 features a 512MiB Micron DDR3 SDRAM chip with a 32-bit wide interface, with the part number MT41K256M16XX-125. The memory part has 8 banks, 32 000 row addresses, 1000 column addresses, and 16 bits to each address, giving the total capacity of 4Gb. As previously discussed, the DDR version dictates the prefetch data width, which in DDR3 is 8 words, as is the burst length. The word length of the memory is 16 bit which results in 128-bit burst transfers. The SDRAM is reted with a clock frequency of 1600 MHz givnig the theoretical peak bandwidth of 3.2 GB/s. In practice, the bandwidth is lower and depending on system state and access location.

The oscillator on the FPGA board provides a 200 MHz signal, which is also the limit of the Spartan 7 FPGA. This allows a maximum clock frequency of 325 MHz to be generated trough the SDRAM controller interface, which then is used scaled to 650 MHz with DDR at the SDRAM. [17] [18].

The memory controller interface connects the FPGA to the SDRAM controller, which in turn sends commands to the SDRAM core. The interface is unique to each memory controller and depends on all parameters discussed in this chapter such as memory geometry, DDR version, and clock frequency.

### 4.3 Computation

# 5. Documentation

- 5.1 Pipeline algorithms
- 5.1.1 Box Filter
- 5.1.2 Thresholding
- 5.1.3 Connected component labeling and analysis

# 6. Development process

# 7. Review and reflection

# 8. Discussion

# Bibliography

- [1] Neil C. Thompson and Svenja Spanuth. The Decline of Computers as a General Purpose Technology. Visited 20.1.2021, 2018.
- [2] Xilinx Inc. SDAccel Environment Profiling and Optimization Guide, 2018.
- [3] Xilinx Inc. 7 Series FPGAs Configurable Logic Block, 2016.
- [4] Mahendra Pratap Singh and Manoj Kumar Jain. Evolution of Processor Architecture in Mobile Phones. *International Journal of Computer Applications*, 90:35, 2014.
- [5] Jenni Virtanen, Jonne Poikonen, Tero Säntti, Tuomo Komulainen, Johanna Torppa, Mikael Granvik, Karri Muinonen, Hanna Pentikäinen, Julia Martikainen, Jyri Näränen, Jussi Lehti, and Tim Flohrer. Streak detection and analysis pipeline for space-debris optical images. *Advances in Space Research*, 57:1607–1623, 2016.
- [6] Robin Mitchell. DRAM, SRAM, FLASH, and a New Form of NVRAM: What's the Difference? Visited 5.10.2021, 2020.
- [7] Xilinx Employee. Touchdown! NASA's Perseverance Rover Lands on Mars with Xilinx FPGAs On Board. Visited 19.4.2021, 2021.
- [8] Wim Roelandts. 15 Years of Innovation. XCell, 32:2, 1999.
- [9] Investor Overview. https://investor.xilinx.com/static-files/2958145c-e3a2-456f-a461-bc9cba375af3. Visited 19.4.2021.
- [10] Xilinx Inc. Vivado Design Suite User Guide, 2021.
- [11] DJ Holding. Electrical Engineer's Reference Book (Sixteenth Edition). Aston University, 2003.

- [12] Eli Greenbaum. Open source seminconductor core licensing. *Harvard Journal of Law & Technology*, 25:132, 2011.
- [13] Do-254 explained. Technical report, Cadence, 2019.
- [14] Aboa Space Research Oy. Starmatch, 2020.
- [15] Avinash Aravindan. Flash 101: NAND Flash vs NOR Flash. Visited 5.10.2021, 2018.
- [16] Micron Technology, Inc. General DDR SDRAM Functionality, 2001.
- [17] Opal Kelly Inc. XEM7305, 2021.
- [18] Micron Technology, Inc. DDR3L SDRAM, 2011.