Department of Electronic and Telecommunication Engineering University of Moratuwa, Sri Lanka

EN 2110 - Electronics - III



Group Project - Group 37

Project Report

Submitted by

Caldera H. D. J. 180079X

Oshan J. W. P. 180437U

Thalagala B.P. 180631J

Submitted on

May 14, 2021

Contents

		asitic effect in Timing analysis	2
	1.1	System Design	2
	1.2	Simulation Results and Discussion	3
_	PLI		
	2.1	Part 1	5
	2.2	Part 2	7
	2.3	Part 3	14
	2.4	Discussion	18

Name	\mathbf{Index}	Contribution
Caldera H. D. J.	180079X	PLD - Part 1, Part 2
Oshan J. W. P.	180437U	PLD - Part 3
Thalagala B.P.	180631J	Parasitic effect in Timing analysis

Table 1: Contributions of each member

1 Parasitic effect in Timing analysis


Objective: Design a 3 stage (3 inverters) ring oscillator. Find the correlation of the parasitic effect in the oscillation period.


1.1 System Design

Ring oscillator is a combination of delay stages arranged in series to form a closed loop chain. It consists of an *odd number of identical inverters (NOT gates)* and it produces a periodically oscillating output. The period of oscillation(T) of a ring oscillator can be expressed as follows where n is the number of cascaded NOT gates and τ_d is the propagation delay of a single stage.

$$T = 2.n.\tau_d \implies Oscillation \ frequency = \frac{1}{2.n.\tau_d}$$


Following figure illustrates the input output characteristic of an ideal inverter. There, output is changed as soon as the input signal changes. That is no propagation delay.






Whereas the below figure illustrates the input output characteristic of a single stage of a general real inverter. It can be observed that finite amount of time is required for output to be valid for a given valid input due to the time taken to charge and discharge the internal parasitic capacitors. This model has been used to find the parasitic effect on the oscillation period as it is realistic. For this experiment an NMOS and PMOS models were custom designed and Parameters of those models are as follows.

.MODEL CMOSP PMOS KP=96u VTO=0.906 LAMBDA=0.01 TOX=21n GAMMA=0.486 CGD0=54p CGS0=54p CGB0=336p .MODEL CMOSN NMOS KP=96u VTO=0.786 LAMBDA=0.01 TOX=21n GAMMA=0.586 CGD0=402p CGS0=402p CGB0=362p



(c) Inverter Model with additional delay element



(d) Effect of Parasitic Capacitance

Basic structure of a ring oscillator can be depicted as follows using logic gates.




Figure 1: Basic structure of a 3 stage ring oscillator

A genral Ring Oscillator can be implemented using NMOS, PMOS transistors and additional delay elements (capacitors). But as the objective is to find the correlation between parasitic effect and oscillation period, the additional delay elements were not used and only the internal capacitance were taken in to account. Each inverter consists of one PMOS and one NMOS named as CMOSP and CMOSN.

1.2 Simulation Results and Discussion

Note 1: Only the gate source capacitance were considered for the analysis, as it is what matters the most for the propagation delay of a MOSFET. In addition to that when changing the capacitor values, maximum gate source capacitance was set to be 1 μ F only to clearly illustrate the variation in the oscillation period. The real values are in pF range.

Note 2: Gate source capacitance of the PMOS transistors' were kept constant and only the NMOS transistors' gate source capacitance were changed as it is sufficient for identifying the effect of parasitic capacitance on the period of oscillation.

Following ring oscillator schematic has been used to simulate the effect of parasitic capacitance on the period of the output waveform. Simulation was run for 2 μs time intervals(.tran 2u) for 18 different gate source capacitor values starting form 402 pF to 1 μ F.

For the simulation to work an initial pulse is required. This requirement was satisfied through defining an initial condition(.ic V(Vout) = 0) for the Vout node using LTSpice XVII's *Spice Directive* feature. The same feature was used to sweep through different gate source capacitor values. (.save V(Vout), .step dec param x 402p 1u 5)

.MODEL CMOSN NMOS KP=96u VTO=0.786 LAMBDA=0.01 TOX=21n GAMMA=0.586 CGDO=402p CGSO={x} CGBO=362p .MODEL CMOSP PMOS KP=96u VTO=0.906 LAMBDA=0.01 TOX=21n GAMMA=0.486 CGDO=54p CGSO=54p CGBO=336p




Figure 2: 3 stages CMOS Ring Oscillator

When the gate source capacitance is increased, as the plot depicts the period of oscillation increases and hence the frequency decreases. Because as mentioned at the beginning the period of oscillation (T) is affected by τ_d , the propagation delay of a single stage which depends on the parasitic capacitance.

$$Oscillation\ frequency = \frac{1}{2.n.\tau_d}$$



Figure 3: Waveform for Voltages of 3 stages CMOS Ring Oscillator

2 PLD

2.1 Part 1

Objective: Design a programmable logic block to configure it as a 'NAND' or a 'NOR' gate using a single selection bit.

First a truth table is drawn for this part considering a single selection bit (S) with two inputs (A, B) such that S=0 for 'NAND' and S=1 for 'NOR' operations respectively.

S	A	В	F
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

Table 2: The truth table

Then the relevant logic expression was obtained using a karnaugh map and it was further simplified to obtain the combination of 'NAND' and 'NOR' operations.

$S\backslash AB$	00	01	11	10
0	1	1	0	1
1	1	0	0	0

Table 3: Karnough Map for the above truth table

$$F = \overline{S}.\overline{A} + \overline{S}.\overline{B} + \overline{A}.\overline{B}$$

$$= \overline{S}.(\overline{A} + \overline{B}) + \overline{A}.\overline{B}$$

$$= \overline{S}.(\overline{A}.\overline{B}) + \overline{A} + \overline{B}$$

$$= \overline{S} + A.\overline{B} + \overline{A} + \overline{B}$$

$$= \overline{(S + A.B).(A + B)}$$

$$= \overline{(S + \overline{A}.\overline{B}).(\overline{A} + \overline{B})}$$

So, the resultant combinational logic circuit is as follows. (2 NANDs, 2 NORs, 3 NOTs) For the implementation of this circuit; 'NOT', 'NAND', and 'NOR' gates were designed using 'NMOS' and 'PMOS' transistors. Their schematics in LTspice are depicted below.





Figure 4: Basic Gates in the CMOS logic



--- F:\GitHub\Electronics3\Circuit_2_part_1_Dilmi\PLD.asc ---

Figure 5: Circuit designed using logic blocks




Figure 6: Designed PLD block

--- F:\GitHub\Electronics3\Circuit_2_part_1_Dilmi\PLD_block.asc ---




Figure 7: Waveforms for inputs and output of PLD

2.2 Part 2

Objective: Design a single switch matrix using six pass transistors.

In this part, the single switch matrix is needed to be designed using six pass transistors. So as the first step, a pass transistor was designed and its performance was checked. Simply an NMOS transistor is fed with a switch could be used for this task.

For signal to travel in both directions (from source to drain and from drain to source) the NMOS has to be symmetric and to have the switch property, both gate-source and gate-drain of the NMOS should be reverse biased. So body terminal needs to be connected as the lowest voltage in the circuit. So we grounded the body terminal.

So when the switch is on, the input signal will be received at the output. But as we are trying to illustrate a real model, the voltage of the output signal will be somewhat reduced compared with the input signal.

For this task, an NMOS model was chosen and the defined parameters are as follows.

```
L=0.9u W=1.8u
.MODEL N_1u NMOS LEVEL = 3
+ TOX = 200E-10 NSUB = 1E17 GAMMA = 0.5
+ PHI = 0.7 VTO = 0.8 DELTA = 0.1
+ UO = 650 ETA = 3.0E-6 THETA = 0.1
+ KP = 120E-6 VMAX = 1E5 KAPPA = 0.3
+ RSH = 0 NFS = 1E12 TPG = 1
+ XJ = 500E-9 LD = 100E-9
+ CGDO = 200E-12 CGSO = 200E-12 CGBO = 1E-10
+ CJ = 400E-6 PB = 1 MJ = 0.5
+ CJSW = 300E-12 MJSW = 0.5
```

So the initially designed pass transistor and its results were obtained as follows.




Figure 8: Schematic diagram of the first designed pass transistor





Figure 9: Waveform of the first designed pass transistor

But it was observed that there is a leakage voltage when the NMOS is at the high impedance state. So we used a resistor as a load to pull down the output to zero.



--- F:\GitHub\Electronics3\Circuit_2_part_2_Dilmi\New folder\small_res.asc ---

Figure 10: Schematic diagram of the second designed pass transistor





Figure 11: Waveform of the second designed pass transistor

As observed, the 1 k Ω load resistance was not enough to satisfy the necessity. So, we used a larger load instead.



--- F:\GitHub\Electronics3\Circuit_2_part_2_Dilmi\New folder\nmos test.asc ---

Figure 12: Schematic diagram of the finalized pass transistor




Figure 13: Waveform of the finalized pass transistor

Then using six such transistors, the single switch matrix was designed and the schematic diagram of it is shown below.




Figure 14: Schematic diagram of the single switch matrix




Figure 15: Designed single switch matrix block

Finally the functionality of the circuit was checked by giving pulses to left, right, top, and bottom corners separately and switching on the switches at different periods.




Figure 16: Waveforms when the top terminal is fed with a pulse




Figure 17: Waveforms when the left terminal is fed with a pulse




Figure 18: Waveforms when the right terminal is fed with a pulse




Figure 19: Waveforms when the bottom terminal is fed with a pulse

2.3 Part 3

Objective: Design a PLD that can be used to design any 3 input combinational circuit.

The task was to design a PLD circuit capable of implementing any three input combinational circuit. The truth-table of any three input combinational circuits will be as below.

A	В	С	Output
0	0	0	S_1
0	0	1	S_2
0	1	0	S_3
0	1	1	S_4
1	0	0	S_5
1	0	1	S_6
1	1	0	S_7
1	1	1	S_8

Table 4: The truth-table of any three input combinational circuit

Outputs S_1 , S_2 ,...., S_8 differ with the combinational circuit. So we can write an expression for the combinational logic circuit using the 8 minterms. Which minterms to be selected differ according to the S1, S2,...., S8. If any S_i is 1 then the corresponding minterm is taken into the sum of products expression. If Si is 0 that corresponding minterm is discarded.


So we can build the PLD with a fixed AND plane which has all eight minterms and a programmable OR plane which can be programmed using Si terms. So our PLD becomes a PROM.

Before building the PLD the AND plane and OR plane should be created. For the fixed AND plane, we need eight minterms. A minterm is a product of any three of A, \overline{A} , B, \overline{B} , C or \overline{C} . So we need three input and gate. We configured a three-input AND gate using NAND, NOR, and NOT gates as below for better efficiency.

$$A.B.C = \overline{\overline{A.B.C}} = \overline{\overline{A.B} + \overline{C}}$$

Using this expression we constructed the 3 input AND gates using a minimum number of logic gates.





--- D:\aca\github\electronics3\circuit_2_part_3_oshan\3_and.asc ---

Figure 20: Implementing the three-input AND gate using NOR, NAND, and NOT gates.

Using seven separate OR gates (7 NOR gates + 7 NOT gates) to implement the OR plane, increases complexity and the latency of the circuit by a huge factor. Instead, we can simplify the expression and use a minimum number of gates as below.

$$= S_{1} + S_{2} + S_{3} + S_{4} + S_{5} + S_{6} + S_{7} + S_{8}$$

$$= \overline{S_{1} + S_{2} + S_{3} + S_{4} + S_{5} + S_{6} + S_{7} + S_{8}}$$

$$= \overline{(S_{1} + S_{2} + S_{3} + S_{4}).\overline{(S_{5} + S_{6} + S_{7} + S_{8})}}$$

$$= \overline{(S_{1} + S_{2}).\overline{(S_{3} + S_{4})}.\overline{(S_{5} + S_{6}).\overline{(S_{7} + S_{8})}}}$$

$$= \overline{(S_{1} + S_{2}).\overline{(S_{3} + S_{4})} + \overline{(S_{5} + S_{6}).\overline{(S_{7} + S_{8})}}}$$

$$= \overline{(S_{1} + S_{2}).\overline{(S_{3} + S_{4})} + \overline{(S_{5} + S_{6}).\overline{(S_{7} + S_{8})}}}$$

Using this expression we were able to build an OR plane with a minimum number of components as below.




Figure 21: Implementing the OR plane

Instead of using a total of 14 logic gates, now we have implemented it using only 8 logic gates. This reduces the latency and complexity by a huge factor.

PROM is constructed as below




Figure 22: PROM circuit

We have used nmos transistors as switches which choose, which minterms are taken into the sum of products.

We tested the circuit for different combinational circuits by configuring Si switches. Below we have configured the PROM as a simple NOR gate.




Figure 23: PROM configured as a NOR gate

Results were as below,




Figure 24: Results of PROM configured as a NOR gate

We can observe that the PROM is functioning correctly.

2.4 Discussion

One major problem we encountered when designing the PLD was, configuring the programmability of the OR plane. For the programmability we need configurable switches. Each switch decides the corresponding min-term get added to the final expression or not. Expected characteristics of the switches are,

- 1. Giving the corresponding signal when the switch is on
- 2. Giving binary 0 at the output, when the switch is off.

There are two possible ways for achieving this.

- 1. Using a 2 input AND gate with corresponding signal and switch bit as two inputs.
- 2. NMOS transistor used as a pass transistor with, switch bit given to the gate terminal and corresponding signal given to the source terminal.

Considering the power efficiency and latencies we concluded that using NMOS as a pass transistor is the best way to achieve our goal. To achieve the second characteristic we expected, giving binary 0 at the output, when the switch is off, we have connected a large load at the output (drain terminal) of the switch as pull down resistor. So, when transistor is at the high impedance state it will be grounded through the resistor achieving binary 0.