


# Parasitic effect in Timing analysis

**Objective:** Design a 3 stage (3 inverters) ring oscillator. Find the correlation of the parasitic effect in the oscillation period.

# N-Channel MOSFET: Physical View



# Device Capacitances of a MOSS






Figure :MOS Capacitance Model



# Physical View of BJT Transistor



**Active Region** – the transistor operates as an amplifier and  $I_c = \beta \cdot I_b$

**Saturation** – the transistor is “Fully-ON” operating as a switch and  $I_c = I(\text{saturation})$

**Cut-off** – the transistor is “Fully-OFF” operating as a switch and  $I_c = 0$