

# Assignment 4

Jonathan  
Menes

1. a)

W	X	Y	Z	F
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1


b)

W \ YZ	00	01	11	10
00	1	1	1	1
01	1	0	0	0
11	1	1	1	1
10	1	0	0	0


$\overline{W}\overline{X}$  (points to top row)  
 $WX$  (points to bottom row)  
 $\overline{Y}\overline{Z}$  (points to first column)

c) See Above


d)  $F = WX + \overline{W}\overline{X} + \overline{Y}\overline{Z}$




2 Add Bubbles




Add NOT Gates (Circled NOT Gates cancel)




Eliminated NOT Gates




Replace OR Gates with NAND Gates





b)

$A(t)$	$B(t)$	$x$	$y$	$A(t+1)$	$B(t+1)$	$Z$
0	0	0	0	0	1	1
0	0	0	1	0	1	1
0	0	1	0	1	1	1
0	0	1	1	1	1	1
0	1	0	0	0	1	1
0	1	0	1	0	1	1
0	1	1	0	1	1	1
0	1	1	1	1	1	1
1	0	0	0	0	1	1
1	0	0	1	0	0	1
1	0	1	0	0	1	1
1	0	1	1	1	0	1
1	1	0	0	0	1	1
1	1	0	1	0	1	1
1	1	1	0	0	1	1
1	1	1	1	1	0	0



4 To Assemble a 4K memory unit you will need 128  $16 \times 16$  chips. Math: a 4K chip is also  $16 \times 2048$  therefore  $2048/16 = 128$  16 row chips.

7 bits will be reserved for the chip which will go into a 7:128 decoder. Since each chip is 16 rows we'll need another 4 bits to get the row in the selected address, thus the total address length is 11 bits, this is also found  $\log_2(2048) = 11$

5 Suppose you write 2 instructions and the second one uses data related to the first one. Suppose also they are in a pipeline but the first instruction takes longer than the second, and as said the second uses data related to the first. If the first instruction isn't done the second may do something wrong. If you put NOP (or multiple) between the two it would add clock cycles inbetween and the second instruction would enter the pipeline later and the first instruction would have time to finish.

6) The main problem with direct-mapped cache is when a block of main memory is repeatedly accessed leading to a cycle of eviction and replacement of the same cache block. A fully associative cache will have no mapping so any memory block can go in any cache block. When something in the cache must be evicted a replacement policy must be invoked. A set-associative cache behaves like a hash table. The cache blocks are grouped into sets and memory blocks are mapped to specific sets. When a cache block set fills up and something needs to be evicted a replacement policy is used. Some replacement policies include Least Recently Used, FIFO Queue, and random replacement.

7a) 
$$EAT = (H_c \cdot A_c) + (1 - H_c) \cdot \left( H_{mm} \cdot A_{mm} \cdot 2 + \underbrace{(1 - H_{mm}) \cdot A_{vm}}_{2us = 2000ns} \right)$$


b) 
$$\begin{aligned} EAT &= (0.96 \cdot 4) + (0.04 \cdot ((0.92 \cdot 8 \cdot 2) + (0.08 \cdot 2000))) \\ &= 3.84 + (0.04 \cdot (14.72 + 160)) \\ &= 3.84 + (0.04 \cdot 174.72) \\ &= 3.84 + 6.9888 \\ &= 10.8288 \text{ ns} \end{aligned}$$

# RAID-0

RAID-6

RAID-6

8



P: Parity

Q: Reed-Solomon