

CD54HC4514, CD74HC4514, CD74HC4515

High-Speed CMOS Logic 4- to 16-Line Decoder/Demultiplexer with Input Latches

November 1997 - Revised July 2003

Features

- Multifunction Capability
 - Binary to 1-of-16 Decoder
 1-to-16 Line Demultiplexer

high-speed silicon gate devices consisting of a 4-bit strobed latch and a 4- to 16-line decoder. The selected output is

The CD54HC4514, CD74HC4514, and CD74HC4515 are

Description

enabled by a low on the enable input (Ē). A high on Ē inhibits selection of any output. Demultiplexing is accomplished by using the Ē input as the data input and the select inputs (A0-A3) as addresses. This Ē input also serves as a chip select

- Fanout (Over Temperature Range)
- Standard Outputs........... 10 LSTTL Loads
- Bus Driver Outputs15 LSTTL Loads
 Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times

When Latch Enable ($\overline{\rm LE}$) is high the output follows changes in the inputs (see truth table). When $\overline{\rm LE}$ is low the output is isolated from changes in the input and remains at the level

when these devices are cascaded.


(high for the 4514, low for the 4515) it had before the latches were enabled. These devices, enhanced versions of the

equivalent CMOS types, can drive 10 LSTTL loads.

Ordering Information

- Significant Power Reduction Compared to LSTTL
- 20 21 6 1
- 2V to 6V Operation
- High Noise Immunity: NIL = 30%, NIH = 30% of V_{CC} at V_{CC} = 5V

Pinout




PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC4514F3A	-55 to 125	24 Ld CERDIP
CD74HC4514E	-55 to 125	24 Ld PDIP
CD74HC4514EN	-55 to 125	24 Ld PDIP
CD74HC4514M	-55 to 125	24 Ld SOIC
CD74HC4514M96	-55 to 125	24 Ld SOIC
CD74HC4515E	-55 to 125	24 Ld PDIP
CD74HC4515EN	-55 to 125	24 Ld PDIP
CD74HC4515M	-55 to 125	24 Ld SOIC
CD74HC4515M96	-55 to 125	24 Ld SOIC

NOTE: When ordering, use the entire part number. The suffix 96 denotes tape and reel.

CD54HC4514, CD74HC4514, CD74HC4515

Functional Diagram



_
Ш
Щ
بدا
_
щ
_
m
⋖
F
_
Ė
_
\rightarrow
~
F
ш
O
ပ
ш
ᆷ
_

ENABLE A3 A2 A1 A0 4515 LOSIC (HIGH) 0 0 0 0 7 Y0 0 0 0 1 Y0 Y1 0 0 1 0 Y2 Y1 0 0 1 1 Y3 Y4 0 0 1 0 Y4 Y4 0 0 1 0 Y4 Y4 0 0 1 0 Y4 Y4 0 1 0 0 Y6 Y6 0 1 1 0 Y6 Y7 0 1 1 0 Y7 Y7 0 1 0 0 Y7 Y7 0 1 0 0 Y1 Y1 0 1 0 0 Y1 Y1 0 1 0 0 Y1 Y1 <th></th> <th></th> <th>DECODE</th> <th>DECODER INPUTS</th> <th></th> <th>ADDRESSED OUTPUT</th>			DECODE	DECODER INPUTS		ADDRESSED OUTPUT
	ENABLE	¥3	A2	A1	0₩	4514 = LOGIC 1 (HIGH) 4515 = LOGIC 0 (HIGH)
	0	0	0	0	0	0,4
	0	0	0	0	1	1,4
X 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7	0	0	0	1	0	Y2
X 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7	0	0	0	1	+	EA.
X - 0 - 0 - 0 - 0 - 0 - X 0 - 0 - 0 - 0 - 0 - 0 - X 0 0 0 0 0 X X 0 0 0 0 X	0	0	1	0	0	Y4
X - 0 - 0 - 0 - 0 - 0 - 0 - X X - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 - 0 -	0	0	1	0	+	75
X 7 0 7 0 7 0 7 0 7 0 7 X X 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7 0 7	0	0	1	1	0	9,4
X X X	0	0	1	1	1	2.k
X X	0	1	0	0	0	8人
0 - 0 - 0 - X 0 0 X	0	ļ	0	0	1	6人
- 0 0 - X - 0 0 - X	0	1	0	1	0	01A
0 - 0 - X X	0	1	0	1	1	11 K
×	0	1	1	0	0	Y12
× - × ×	0	1	1	0	1	Y13
- × - × - ×	0	1	1	1	0	71A
× × ×	0	1	1	1	1	51Å
	-	×	×	×	×	All Outputs = 0, 4514 All Outputs = 1, 4515

X = Don't Care; Logic 1 = High; Logic 0 = Low

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © 2003, Texas Instruments Incorporated