

SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93
SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93
DECADE, DIVIDE-BY-TWELVE AND BINARY COUNTERS
SDLS940A — MARCH 1974 — REVISED MARCH 1988

'90A, 'LS90 Decade Counters
'92A, 'LS92 Divide By-Twelve Counters
'93A, 'LS93 4-Bit Binary Counters

TYPES	TYPICAL	POWER DISSIPATION
'90A		145 mW
'92A, '93A		130 mW
'LS90, 'LS92, 'LS93		45 mW


description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the '90A and 'LS90, divide-by-six for the '92A and 'LS92, and the divide-by-eight for the '93A and 'LS93.


All of these counters have a gated zero reset and the '90A and 'LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the CKB input is connected to the QA output. The input count pulses are applied to CKB input and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '90A or 'LS90 counters by connecting the QD output to the CKB input and applying the input count to the CKB input which gives a divide-by-ten square wave at output QA.


SN5490A, SN54LS90 J OR W PACKAGE
SN7490A N PACKAGE
SN74LS90 D OR N PACKAGE
(TOP VIEW)



SN5492A, SN54LS92 J OR W PACKAGE
SN7492A N PACKAGE
SN74LS92 D OR N PACKAGE
(TOP VIEW)



SN5493A, SN54LS93 J OR W PACKAGE
SN7493 N PACKAGE
SN74LS93 D OR N PACKAGE
(TOP VIEW)



PRODUCTION DATA. Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1988, Texas Instruments Incorporated

SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93
SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93
DECADE, DIVIDE-BY-TWELVE AND BINARY COUNTERS
SDLS940A — MARCH 1974 — REVISED MARCH 1988

logic symbols†



†These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SN5490A, SN5492A, SN5493A, SN54LS90, SN54LS92, SN54LS93
SN7490A, SN7492A, SN7493A, SN74LS90, SN74LS92, SN74LS93
DECADE, DIVIDE-BY-TWELVE AND BINARY COUNTERS
SDLS940A — MARCH 1974 — REVISED MARCH 1988

'90A, 'LS90
BCD COUNT SEQUENCE
(See Note A)

COUNT	OUTPUT			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H

'90A, 'LS90
BI-QUINARY (5-2)
(See Note B)

COUNT	OUTPUT			
	Q _A	Q _D	Q _C	Q _B
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	L
6	H	L	L	L
7	H	L	L	H
8	H	H	L	L
9	H	H	L	L

'92A, 'LS92
COUNT SEQUENCE
(See Note C)

COUNT	OUTPUT			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	H	L	L	L
7	H	L	L	H
8	H	H	L	L
9	H	H	L	H
10	H	H	H	L
11	H	H	H	H

'90A, 'LS90

RESET/COUNT FUNCTION TABLE					
RESET INPUTS			OUTPUT		
R ₀ (1)	R ₀ (2)	R ₉ (1)	R ₉ (2)	Q _D	Q _C Q _B Q _A
H	H	L	X	L	L L L
H	H	X	H	L	L L L
X	X	H	H	H	L L L
X	X	X	L	L	COUNT
L	X	X	X	L	COUNT
L	X	X	L	X	COUNT
X	L	L	X	L	COUNT

'93A, 'LS93
COUNT SEQUENCE
(See Note C)


COUNT	OUTPUT			
	Q _D	Q _C	Q _B	Q _A
0	L	L	L	L
1	L	L	L	H
2	L	L	H	L
3	L	L	H	H
4	L	H	L	L
5	L	H	L	H
6	L	H	H	L
7	L	H	H	H
8	H	L	L	L
9	H	L	L	H
10	H	H	L	L
11	H	H	L	H
12	H	H	H	L
13	H	H	H	H
14	H	H	H	L
15	H	H	H	H

'92A, 'LS92, '93A, 'LS93

RESET/COUNT FUNCTION TABLE					
RESET INPUTS			OUTPUT		
R ₀ (1)	R ₀ (2)	Q _D	Q _C	Q _B	Q _A
H	H	L	L	L	L
L	X	L	L	L	L
X	L	L	L	L	L
					COUNT

- NOTES: A. Output Q_A is connected to input CKB for BCD count.
B. Output Q_D is connected to input CKA for bi-quinary count.
C. Output Q_A is connected to input CKB.
D. H = high level, L = low level, X = irrelevant

logic diagrams (positive logic)



The J and K inputs shown without connection are for reference only and are functionally at a high level.
Pin numbers shown in () are for the 'LS93 and '93A and pin numbers shown in [] are for the 54LS93.

schematics of inputs and outputs

