




Circuito Logico NOT










Tabela da Verdade				
А	Х			
0	1			
1	0			

<i>⇔</i> E	asyEDA	V1.0					
Reviewed	Diogo Otero	Version	Size		Page 3 Total 3		
Davisonad	Diama Otama						
Drawn	Diogo Otero	UFCD 6024					
					Page	P3	
Schematic		Circuito Logico NOT			Update at	2025-03-28	
					Create at	2025-03-28	