

Circuito Logico NOT












Tabela da Verdade	
A	X
0	1
1	0

Schematic	Circuito Logico NOT			Create at	2025-03-28
				Update at	2025-03-28
				Page	P1
Drawn	Diogo Otero	UFCD 6024			
Reviewed	Diogo Otero				
EasyEDA		Version	Size	Page 1 Total 3	
		V1.0			

Circuito Logico NOT



Schematic	Circuito Logico NOT			Create at	2025-03-28
				Update at	2025-03-28
				Page	P2
Drawn	Diogo Otero	UFCD 6024			
Reviewed	Diogo Otero				
		Version	Size	Page 2 Total 3	
		V1.0			

Circuito Logico NOT







Tabela da Verdade	
A	X
0	1
1	0

Schematic	Circuito Logico NOT			Create at	2025-03-28
				Update at	2025-03-28
				Page	P3
Drawn	Diogo Otero	UFCD 6024			
Reviewed	Diogo Otero				
		Version	Size	Page 3 Total 3	
		V1.0			