

# Circuito Logico AND






Tabela da Verdade		
A	B	X
0	0	0
0	1	0
1	0	0
1	1	1

Schematic	Circuito Logico AND			Create at	2025-03-28
Drawn	Diogo Otero			Update at	2025-03-28
Reviewed	Diogo Otero			Page	P1
	UFCD 6024			Version	V1.0
				Size	
				Page 1 Total 6	

# Circuito Logico AND

1 2 3 4 5 6









Tabela da Verdade		
A	B	X
0	0	0
0	1	0
1	0	0
1	1	1




Schematic	Circuito Logico AND			Create at	2025-03-28			
Drawn	Diogo Otero			Update at	2025-03-28			
Reviewed	Diogo Otero			Page	P2			
UFCD 6024				Version	Size			
Page 2 Total 6				V1.0				

# Circuito Logico AND



Schematic	Circuito Logico AND		Create at	2025-03-28
Drawn	Diogo Otero		Update at	2025-03-28
Reviewed	Diogo Otero		Page	P3
UFCD 6024				
Version	Size	Page 3 Total 6		
V1.0				





# Circuito Logico AND



Schematic	Circuito Logico AND		
Drawn	Diogo Otero	Create at 2025-03-28	
Reviewed	Diogo Otero	Update at 2025-03-28	
		Page P4	
		UFCD 6024	
	Version	Size	Page 4 Total 6
	V1.0		

# Circuito Logico AND




2N2222



Schematic	Circuito Logico AND		Create at	2025-03-28
Drawn	Diogo Otero		Update at	2025-03-28
Reviewed	Diogo Otero		Page	P7

UFCD 6024

# Circuito Logico AND



Schematic	Circuito Logico AND			Create at	2025-03-28
Drawn	Diogo Otero			Update at	2025-03-28
Reviewed	Diogo Otero			Page	P8
			UFCD 6024		
		Version		Size	
		Page 6 Total 6			
EasyEDA		V1.0			