

### Combinational Elements





## Storage Element: Reg File


- Register File consists of 32 registers
  - Two 32 bit output busses.
    - · bush and bush
  - One 32 bit input bus
    - · busW
  - Register 0 hard wired to value 0
  - Register selected by
    - . RA selects register to put on busA
    - RB selects register to put on busb
    - . RW selects register to be written via busW when Write Enable is 1
  - Clock input (CLK)
    - . CLX input is a factor only for write operation
    - . During read, behaves as combinational logic block
      - RA or RB stable = busA or busB valid after "access time"
      - Minor simplification of reality





# Storage Element: Memory


- Memory
  - One input bus: Data In
  - One output bus: Data Out
  - Address selection
    - Address selects the word to put on Data Out
    - To write to address, set
       Write Enable to 1
  - Clock input (CLK)
    - CLK input is a factor only for write operation
    - During read, behaves as combinational logic block.
      - Valid Address → Data Out valid after "access time"
      - Minor simplification of reality




## Some Logic Design...

- All storage elements have same clock
  - · Edge-triggered clocking
  - "Instantaneous" state change (simplification!)
  - · Timing always work if the clock is slow enough

Cycle Time = Clk-to-Q + Longest Delay + Setup + Clock Skew



## Datapath: IF Unit




#### Add RTL

#### Add instruction

add rd, rs, rt

R[rd] <- R[rs] + R[rt]; PC <- PC + 4; Fetch instruction from memory Add operation Calculate next address

Bits



first second result shift function source source register amount code register register (-32)




### Sub RTL

#### Sub instruction

sub rd, rs, rt

Mem[PC]; R[rd] <- R[rm] - R[rt]; PC <- PC + 4; Fetch instruction from memory Sub operation Calculate next address

Bits



first second source source register register

second result


shift

function code

任器

# Datapath: Reg/Reg Ops

- R[rd] <- R[rs] op R[rt];
  - ALU control and RegWr based on decoded instruction
  - Ra, Rb, and Rd from rs, rt, rd fields





### OR Immediate RTL

OR Immediate instruction

ori rt, rs, imm

Mem(PC):


R[rt] <- R[rs] OR JeroExt(1mm);

OR operation with Zero-Extend

PC <- PC + 4;

Calculate next address






first second source register register (dest) immediate



## Datapath: Immediate Ops

- Rw set by MUX and ALU B set as busB or ZeroExt(imm)
- ALUsrc and RegDst set based on instruction.






#### Load RTL

Load instruction

```
lw rt, rs, iss
```

```
Hem(PC):
Addr <- R[rs]+SignExt(imm); Compute memory addr
R[ct] <- Mem[Addr]:
PC 4- PC + 41
```

Fetch instruction from memory Load data into register Calculate next address




first register



# Datapath: Load

- Extender handles sign vs. zero extension of immediate
- MUX selects between ALU result and Memory output



### Store RTL

#### Store instruction

```
SW IT, IS, 1889
```

```
Mem[PC]:


Addr <- R[rs]+ SignExt(imm): Compute memory addr

Mem[Addr] <- R[rt]:

Load data into register


PC <- PC + 4:

Calculate next address
```



## Datapath: Store

- Register rt is passed on busB into memory
- Memory address calculated just as in 1w case



### Branch RTL

#### Branch instruction

Bits

beq rs, rt, ism

Fetch instruction from memory Hem[PC]: Cond <- R[ES] - R[EU]: Calculate branch condition Test if equal if (Cond eq 0) PC 4- PC + 4 + SignExt (1986) \*4; Calculate PC Relative address elme PC <- PC + 41 Calculate next address 16

## Datapath: Branch

