





Combinational Elements



Storage Element: Reg File

- Register File consists of 32 registers

- Two 32 bit output busses
 - busA and busB
- One 32 bit input bus
 - busW
- Register 0 hard wired to value 0
- Register selected by
 - RA selects register to put on busA
 - RB selects register to put on busB
 - RW selects register to be written via busW when Write Enable is 1
- Clock input (CLK)
 - CLK input is a factor only for write operation
 - During read, behaves as combinational logic block
 - RA or RB stable \Rightarrow busA or busB valid after "access time"
 - Minor simplification of reality



read is a combinatorial operation. → i/p ফিল ও/p পাই

- clock মাটি নাই

- delay ইয়ে নাই

write is a sequential operation.

→ trigger এবং ইটে একটি operation perform করে,

Storage Element: Memory

memory ए abstraction


■ Memory

- One input bus: Data In
- One output bus: Data Out
- Address selection

- Address selects the word to put on Data Out
- To write to address, set Write Enable to 1

■ Clock input (CLK)

- CLK input is a factor only for write operation
- During read, behaves as combinational logic block
 - Valid Address \rightarrow Data Out valid after "access time"
 - Minor simplification of reality



Write enable = 1

Data in $\overline{\text{D}_1\text{D}_0}$

triggered $\overline{\text{EN}}$ address & $\overline{\text{D}_1\text{D}_0}$ value write $\overline{\text{WE}}$.

$2^{32} \times 4$ byte জায়গা আছে

$\rightarrow 2^{32}$ এ 4B ব্যুৎক �address/location আছে। অতি location-এ

শামে একটা single instruction এ write, read করা যাব। $\rightarrow R$ format
(reg file)
but memory র একই স্থানে দুটো কাজ করা যায়না। datapath একটা


একটা wire দিয়ে আনেকসূলা data একই স্থানে যেতে পারে।

multiplexing

Some Logic Design...


- All storage elements have same clock
 - Edge-triggered clocking
 - "Instantaneous" state change (simplification!)
 - Timing always work if the clock is slow enough

Cycle Time = Click-to-Q + Longest Delay + Setup + Clock Skew




combinatorial এর কাজ \rightarrow clock এর significant time আগে flip flop

এর data ready রাখতে হবে, \rightarrow set up





fetching: pc register এ যে address থাকে তো নিয়ে instruction memory এ flat memory logically $\frac{\text{data and code}}{\text{minimum এই ২টার অধৃত করে,}}$ যাবে,
code → instruction memory

Datapath: IF Unit



এখানেই fetch শেষ না পারে
দীর জন্য ready থাকতে হবে।
 $PC + 4$



o/p টি write
কৰলেন
যাবে। WE

(Write enable pin)

১ থাবলো Rd ক

o/p টি write হবে।

R type instruction দিয়ে implement করছি।

add \$t0 , \$t1 , \$t2 — R format

Rd Rs Rt

$$\$t0 = \$t1 + \$t2$$

BusA দিয়ে যাবে RS এর value } ALU ক
 BusB " " " " Rt " " " } যাবে।

Add RTL

addition — arithmetic

■ Add instruction

add rd, rs, rt

Mem[PC] :=

Fetch instruction from memory

R[rd] := R[rs] + R[rt];

Add operation

PC := PC + 4;

Calculate next address

Bits	6	5	5	5	5	6
	OP=0	rs	rt	rd	sa	funct
	6 bit	5 bit	5 bit	5 bit	5 bit	6 bit
	first source register	second source register	result register		shift amount	function code (-)

Sub RTL

■ Sub instruction

sub rd, rs, rt


```
Mem[PC] :=  
R[rd] := R[rs] - R[rt];  
PC := PC + 4;
```

Fetch instruction from memory
Sub operation
Calculate next address

Bits	6	5	5	5	5	6
	OP=0	rs	rt	rd	sa	funct
	first source register	second source register	result register	shift amount	function code (-14)	

Datapath: Reg/Reg Ops

- $R[rd] \leftarrow R[rs] \text{ op } R[rt];$
 - ALU control and RegWr based on decoded instruction
 - Ra, Rb, and Rd from rs, rt, rd fields



OR Immediate RTL

or immediate
-I format

■ OR Immediate instruction

ori rt, rs, imm

Mem[PC] :=

Fetch instruction from memory

R(rt) \leftarrow R(rs) OR ZeroExt(imm);

OR operation with Zero-Extend

PC \leftarrow PC + 4;

Calculate next address

Bits	6	5	5	16
	OP	<u>rs</u>	<u>rt</u>	imm
		source	destination	
		first source register	second register	
		register	(dest)	immediate

~~Rd~~ Rt
ORI \$t0 , \$t1 , $\lceil \frac{Im}{100} \rceil$


I format ରେଡ଼ାର୍ଟ୍ରେଟ୍ରେ
Rt ଟିକ୍ଟ୍ ଦେସଟିଶନ ହେବେ

ori ଲାଗୁ କରିବାକୁ

→ ଏହା peripheral ଲାଗୁ କରିବାକୁ। Rd ନାହିଁ, Rt ହେବେ

ବିଅବେ କରିବାକୁ? → mux ଦିଲ୍ଲୀ

4

R, I - ok

arithmetic operation \rightarrow sign bit দিয়ে extension

যানন্দের 16 bit (32 bit ALU)

logical " \rightarrow ০ বাধায়ে

0 extension

immediate 16 bit
বাকি ৮ বাধায়ে
extension.

Load


| w \$t0 , 80 (\$10)
 Rt Rs

$$Rt = \underline{MEM[80 + Rs]}$$

\hookrightarrow alu র o/p direct write না আগে memory তে ফেরা
write operation আরু Rt (o/p write হয়।

চিকিৎসা select হয়। ok

add Rs and immediate \Rightarrow পুরোটি চিকিৎসা যাব।
but address টি আরুণ্য write করবো না।



$$80 + R_S \rightarrow \text{memory address}$$

memory তে যাবে, যাথে যাথে read হবে। কারণ read combinatorial operation.

যেই value R_t RT তে write হবে।

Store: SW \$10, 80(\$10)

RT RS

$$R_t = \text{MEM}[80 + R_S]$$


register write নাই।

W টে ব্যানো কানেক্সন নেই। (RF এর)

memory র write enable pin এ হবে।

এখন RT write এর বিরুদ্ধে মেটালাগাব। BusB থেকে পাবে।
RT write করবা

R, I, sw, lw → ok



Branch :

beq \$t1, \$t2, 100

Rt Rs → matter করে না but ori প্রিয় format এর মাধ্যমে

register file'এ no write instruction নি standardize করাগুলি

• ALU'টি sub করে। Rs , Rt প্রিয়,

↳ compare এর জন্য।

• Rs , Rt যিক আব যাবে।

ALU'র o/p দেখে বাড়ি নেই। 2-bit দেখা লাগবে plus এটি branch operation
কিনা দেখা লাগব।


PC+4 + branch immediate add করে mux'টি যাবে। → branch address
করা।

PC+4 ও same mux'টি যাবে।

beq and operation mux'টি selection।

PC+4 mux দ্বাৰা ০৮


but immediate দ্বাৰা ২গৱে shift কৰা আগবং left shift ২গৱে।



next instruction address PC ৮ যাবে।

but write কৰেনা। write কৰতে clock লাগবে।


যদি clock বাঁও যাবাটা তাও write কৰতে পাৰবো না। কিন্তু branch address এখনা calculate কৰেনা। unconditional jump কৰেনা বাবি।



R, I, lw, sw, branch → ok

Datapath: Immediate Ops

- Rw set by MUX and ALU B set as busB or ZeroExt(imm)
 - ALUsrc and RegDest set based on instruction



Load RTL

- Load instruction

lw \$t1, \$s0, 1000

Mem[PC] :=

Fetch instruction from memory

Addr := R[\$s0] + SignExt(1000) ;

Compute memory address

R[\$t1] := Mem[Addr];

Load data into register


PC := PC + 4;

Calculate next address

Bits	6	5	5	16
	OP	rs	rt	imm
	first source register	second register	register (dest)	immediate

Datapath: Load

- Extender handles sign vs. zero extension of immediate
- MUX selects between ALU result and Memory output



Store RTL

■ Store instruction


sw rt, rs, imm

```
Mem[PC] := Fetch instruction from memory
Addr := R[rs] + SignExt(imm) := Compute memory address
Mem[Addr] := R[rt] := Load data into register
PC := PC + 4 := Calculate next address
```

Bits	6	5	5	16
	OP	rs	rt	imm
	first source register	second source register		immediate

Datapath: Store

- Register rt is passed on busB into memory
- Memory address calculated just as in lw case



Branch RTL

■ Branch instruction

beq r3, r5, lxxx

```
lxxm(PC);  
Cond <- R[rs] - R[rt];  
if (Cond == 0)  
    PC <- PC + 4 +  
        SignExt(lxxx) * 4; // Calculate PC Relative address  
else  
    PC <- PC + 4; // Calculate next address
```

Bits

6	5	5	16
OP	rs	rt	lxxx
first	second		immediate
rd	rd	rd	

Datapath: Branch

