

Low-Power, 8-bit, 15-Channel Analog to Digital Converters

Features

- Supply Input Voltages Range: 2.8V to 5.5V
- 100uA Low Support Current
- 15-Ch Analog Voltage Input:AIN1,AIN2, AIN3,
- AIN4, AIN5, AIN6, AIN7, AIN8, AIN9, AIN10, AIN11, AIN12, AIN13, AIN14, AIN15.
- High Accuracy Nonlinearity: ±1.5LSB
- High Accuracy A/D Resolution: 10mV
- High Accuracy A/D Full Scale Range: 1~3.56V
- Built-in Alert Flag Functions
- Built-in I²C Address Programming Functions

General Description


The APL6012 is a precision analog-to-digital converters (ADCs) with 8 bits of resolution, which designed with precision, low power and ease of implementation in mind. Data are transferred via an I²C-compatible serial interface. Three voltage sensing inputs are available for monitoring the temperature of the system. It measures voltage form the monitor place to GND by NTC resistor divider voltages. The sensed voltages are digitized and interfaced with microprocessor by I²C bus for advanced power management procedures.

The APL6012 operates from a single power supply ranging from 2.8V to 5.5V.

This APL6012 is available in TQFN3x3-20P package.

Pin Configuration


APL6012




Applications

- Phone & NB Application
- Temperature Measurement
- Portable Instrumentation
- ConsumerGoods

Simplified Application Circuit






ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.



Ordering and Marking Information



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Absolute Maximum Ratings (Note 1)

Symbol	Parameter		Rating	Unit			
VDD	VDD Supply Voltage, VDD to GND		-0.3 ~ 6.0	V			
V _{I/O}		Input & Output or I/O (Alert/ADDR, SCL, SDA, AIN1, AIN2, AIN3,AIN4, AIN5, AIN6, AIN7, AIN8, AIN9, AIN10, AIN11, AIN12, AIN13, AIN14, AIN15.) voltages					
PD	Power Dissipation	Internally Limited	W				
TJ	Junction Temperature	Junction Temperature					
T _{STG}	Storage Temperature		-65 ~ 150	°C			
T _{SDR}	Maximum Lead Soldering Temperature(10 Seco	nds)	260	°C			
.,,	Minimum ECD Dating	(Human Body Mode)	±2	147			
V _{ESD}	Minimum ESD Rating	(Machine Mode) (Charged-Device Mode)	0.2 <u>+</u> 1.5	kV			

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
θ_{JA}	Junction-to-Ambient Resistance in free air (Note 2)	65	°C/W

Note 2: θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air.

Recommended Operating Conditions (Note 3)

Symbol	Parameter	Range	Unit
VDD	VDD Supply Voltage, VDD to GND	2.8 ~ 5.5	V
V _{I/O}	Input & Output pins (Alert/ADDR, SCL, SDA) voltage	0 ~ VDD	V
V _{AIN}	Input pins (AIN1, AIN2, AIN3, AIN4, AIN5, AIN6, AIN7, AIN8, AIN9, AIN10, AIN11, AIN12, AIN13, AIN14, AIN15.) voltage	1 ~ 3.56	V
T _A	Ambient Temperature	-40 ~ 85	°C
T _J	Junction Temperature	-40 ~ 125	°C



Electrical Characteristics

Unless otherwise specified, these specifications apply over V_{DD} =5V, and T_J = -40 to 85°C. Typical values are at T_J =25°C.


			Specification			T
Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
SUPPLY CUP	RRENT					
I_{VDD}	VDD Input Current		-	80	100	uA
POWER-ON	RESET (POR)					•
V_{POR}	VDD POR Threshold Voltage	VDD Rising	2.3	2.5	2.7	V
V _{POR_Hys}	VDD POR Hysteresis Voltage	VDD Falling	-	0.3	-	V
Voltage Mon		1		l		
A/D	A/D Resolution		-	10	-	mV/LSB
	A/D Full Scale Range		1	-	3.56	V
	Differential nonlinearity		-	-	1.5	LSB
	Differential nonlinearity	VDD=3.6V	-	-	2.5	LSB
	Integral nonlinearity		-	-	1.5	LSB
	Integral nonlinearity	VDD=3.6V	-	-	2.5	LSB
	Input Bias Current		-	-	100	nA
	AIN1, AIN2, AIN3, AIN4, AIN5, AIN6, AIN7, AIN8, AIN9, AIN10, AIN11, AIN12, AIN13, AIN14, AIN15. Monitor Time		0.48	0.6	0.72	ms
Address Set	ting and Alert Output					
ADDR	Address Latch Time		-	-	10	ms
	Address 1 Voltage Range	Address = 0x7E (Hex)	92	95	100	%VDD
	Address 2 Voltage Range	Address = 0x7C (Hex)	82	85	88	%VDD
	Address 3 Voltage Range	Address = 0x7A (Hex)	72	75	78	%VDD
	Address 4 Voltage Range	Address = 0x78 (Hex)	63	65	68	%VDD
	Address 5 Voltage Range	Address = 0x76 (Hex)	52	55	58	%VDD
	Address 6 Voltage Range	Address = 0x74 (Hex)	42	45	48	%VDD
	Address 7 Voltage Range	Address = 0x72 (Hex)	32	35	38	%VDD
	Address 8 Voltage Range	Address = 0x70 (Hex)	22	25	28	%VDD
Alert	Alert Output Low Voltage	When Alert/ADDR pin pull low, I_{ALT} =10mA	-	-	0.2	V
Aleit	Alert Output Low Voltage	When Alert/ADDR pin pull low, I_{ALT} =50mA	-	-	0.8	V
	Alert Pull Low Pulse Time	When Alert/ADDR pin Alert	40	50	60	us
	Alert Pull Low cycle Time	When Alert/ADDR pin Alert	-	2	-	s
	Alert/ADDR Leakage Current	V _{Alert/ADDR} =5V	-	-	100	nA
I ² C Interface			r		1	
F _{I2C}	I ² C Clock Rate Range		1	400	440	kHz
	I ² C Input High Voltage		1.4	-	-	V
	I ² C Input Low Voltage		-	-	0.4	V
	I ² C Leakage Current	V _{SCL} =V _{SDA} =5V	-	-	100	nA




Electrical Characteristics (Cont.)

Unless otherwise specified, these specifications apply over $V_{DD}=5V$, and $T_J=-40$ to $85^{\circ}C$. Typical values are at $T_J=25^{\circ}C$.

Comple ed	Davamatan	Fast S	Speed	Unit
Symbol	Parameter	Min.	Max.	Unit
f _{SCL}	Frequency, SCL	-	400	kHz
t _{W(H)}	Pulse Duration, SCL High	600	-	ns
t _{W(L)}	Pulse Duration, SCL Low	1300	-	ns
t _r	Rise Time, SCL and SDA	20+0.1 C _L (pF)	300	ns
t _f	Fall Time, SCL and SDA	20+0.1 C _L (pF)	300	ns
t _{setup1}	Setup Time, SCL to SDA	100	-	ns
t _{hold1}	Hold Time, SCL to SDA	100	-	ns
t _(buf)	Bus Free Time Between Stop and Start Condition	1300	-	ns
t _{setup2}	Setup Time, SCL to Start Condition	600	-	ns
t _{hold2}	Hold Time, Start condition to SCL	600	-	ns
t _{setup3}	Setup Time, SCL to Stop Condition	600	-	ns
C _L	Load Capacitance for Each Bus Line	-	400	pF




SDA and SCL Timing





Start and Stop Condition Timing





Typical Operating Characteristics














Pin Description

	PIN	FUNCTION
NO.	NAME	- FUNCTION
1	SDA	I ² C interface Data I/O pin. Connect this pin to I ² C bus data signal.
2	SCL	I ² C interface Clock I/O pin. Connect this pin to I ² C bus clock signal.
3	VDD	Device power supply pin. Connect this pin with 0.1uF capacitor.
4	GND	Signal and Power Ground. All the voltage levels are measured by reference to this pin.
5	Alert/ADDR	Address Selection and Thermal Alert. Connect a voltage divider to select the APL6012 I ² C address. When anyone of V _{AINx} is lower than setting voltage, it will pull low and send alert signal to the system . Connect this pin without any capacitor. Do not leave NC(ADDR) pin floating.
6	AIN1	Analog Voltage Input 1.
7	AIN2	Analog Voltage Input 2.
8	AIN3	Analog Voltage Input 3.
9	AIN4	Analog Voltage Input 4.
10	AIN5	Analog Voltage Input 5.
11	AIN6	Analog Voltage Input 6.
12	AIN7	Analog Voltage Input 7.
13	AIN8	Analog Voltage Input 8.
14	AIN9	Analog Voltage Input 9.
15	AIN10	Analog Voltage Input 10.
16	AIN11	Analog Voltage Input 11.
17	AIN12	Analog Voltage Input 12.
18	AIN13	Analog Voltage Input 13.
19	AIN14	Analog Voltage Input 14.
20	AIN15	Analog Voltage Input 15.


Block Diagram






Typical Application Circuit

The I²C Address Programming and Alert Flag functions are used.



The I²C Address is used as default and Alert Flag function is unused.



 V_{AINx} = 1~3.56V is recommended.

 R_{INx} and R_{NTCx} = $10k\Omega{\sim}10M\Omega$ is recommended.

 C_{VDD} , C_1 , C_2 and $C_3 > 0.1 uF$ is recommended.

 R_{SCL} and R_{SDA} = $1 k \Omega {\sim} 10 k \Omega$ is recommended.




Function Description

Input Voltage and Power-On-Reset

The APL6012 can work normally and start monitoring the AINx voltage, when the supply voltage VDD is greater than the POR. The POR threshold is 2.5V typically when the VDD rising.


I²C Interface Data Validity

The SCL voltage level can only be changed to Low to High, when the SDA is stable unless the START and STOP status. The SDA can only be changed the voltage level when the SCL voltage is Low.




I²C Start and Stop Conditions

The START (S) condition is the SDA transient from High to Low, when SCL is High. The STOP (P) condition is the SDA transient from Low to High, when SCL is High. The STOP condition must send before each START condition.




I²C Acknowledge

Each Address and Data are transmitted by using 8 clock pulses with 1 clock pulse Acknowledge (A). The Acknowledge is used for two purposes: one is the device that recognizes its own address. Another one is all of the master and slave to acknowledge receipt the register address or data. The SDA will pull Low to acknowledge.



Read and Write Protocol



(S=START, P=STOP, A=ACK from Slave, NA=Non-ACK)



Function Description (Cont.)

I²C Address Programming

The APL6012 I²C address is programmable, which can be selected from 0x70h to 0x7Eh by the 7-bit slave address with one R/W bit. The slave device compares the 7-bit slave address with its address and matches. The programmable address is selected by a voltage divider R1 and R2. The Alert/ADDR pin voltage is compared with 8 addresses available internal reference voltage for address programming.

Note: If the address programming function is not used, the Alert/ADDR pin must be connected to VDD via a resistor and the I²C address is used as default value 0x7Eh.

Voltage Monitoring and I²C Programming Interface

The AINx voltages are digitized directly by high precision A/D converter and interfaced to the I2C bus. The AINx voltages are sensed alternately and take 0.6ms every channel.


When the VDD supply voltage range from 2.8 to 5.5V, the A/D converter have 10mV of resolution, and 1 to 3.56V of full scale range. The A/D converter sensing results are stored in the internal register that shows as follow:

AIN1 A/D data store (TD1): Reg0x0F[7] (MSB) ~ Reg0x0F [0] (LSB)


AIN2 A/D data store (TD2): Reg0x10[7] (MSB) ~ Reg0x10[0] (LSB)


AIN14 A/D data store (TD14): Reg0x1C[7] (MSB) \sim Reg0x1C[0] (LSB)

AIN15 A/D data store (TD15): Reg0x1D[7] (MSB) \sim Reg0x1D[0] (LSB)



Address	0x70	0x72	0x74	0x76	0x78	0x7A	0x7C	0x7E
R1 (kOhm)	6	5.1	4.3	3.9	3.6	2	1.5	10
R2 (kOhm)	2	2.7	3.6	4.7	6.8	6.2	8.2	Open
ALT/ADDR (% of VDD)	25	35	45	55	65	75	85	100





If the internal register code is read as $Code_x$ in integer decimal format, the AINx voltage transition to the internal register Reg0x03, Reg0x04 and Reg0x05 calculation as follows:

$$Code_X = \frac{V_{AlNx} - 1V}{10mV}$$
 or $V_{AlNx} = (10mV \times Code_X) + 1V$

The voltage divider at VIN-R_{INx}-R_{NTCx}-GND sets the voltage AINx is calculated as:

$$V_{AINx} = VIN \times \frac{R_{NTCx}}{R_{INx} + R_{NTCx}}$$

According to the above equation:

$$Code_x = \frac{\left(VINx \frac{R_{NTCx}}{R_{INx} + R_{NTCx}}\right) - 1V}{10mV}$$

Note: If the AINx pin is not used, that must be pulled to the high level. And the C_x is recommended to bypass the AINx pin.



Function Description (Cont.)

Alert Flag

The Alert Flag is used to indicate the system state.

When the setting condition is established at the AlNx voltage, the APL6012 will make the internal MOS in the Alert pin turns on and pull low 50us every 2s cycle time.

Alert Threshold Level Setting

The Alert levels are set in the internal register by I2C interface shows as follows:

AIN1 Alert level set-up (TL1): Reg0x00[7] (MSB) ~ Reg0x00[0] (LSB) AIN2 Alert level set-up (TL2): Reg0x01[7] (MSB) ~ Reg0x01[0] (LSB)

.....

AIN14 Alert level set-up (TL14): Reg0x0D[7] (MSB) ~ Reg0x0D[0] (LSB)

AIN15 Alert level set-up (TL15): Reg0x0E[7] (MSB) ~ Reg0x0E[0] (LSB)

If one of conditions is established include TL1>TD1, TL2>TD2 ... TL14>TD14, TL15>TD15 the Alert function will be enabled, and the Alert Indication of internal resistor Reg0x1E[7:0] and Reg0x1F[6:0] will be set to 1 that shows as below: If the Reg0x00 (TL1) > Reg0x0F (TD1), than the bit Reg0x1E [0] = 1, else the bit Reg0x1E [0] = 0

If the Reg0x01 (TL2) > Reg0x10 (TD2), than the bit Reg0x1E [1] = 1, else the bit Reg0x1E [1] = 0

.....

If the Reg0x0D (TL14) > Reg0x1C (TD14), than the bit Reg0x1F [5] = 1, else the bit Reg0x1F [5] = 0

If the Reg0x0E (TL15) > Reg0x1D (TD15), than the bit Reg0x1F [6] = 1, else the bit Reg0x1F [6] = 0

Chip ID: Reg0xB2[7:0] = 0x1A

I²C Registers Summary

Register	Register	Bits								Read/	Default
Address	Name	D7	D6	D5	D4	D3	D2	D1	D0	Write	Value
0x00	TL1		TL1[7:0]								
0x01	TL2		TL2[7:0]								00h
0x02	TL3		TL3[7:0]								00h
0x03	TD1		TD1[7:0]								00h
0x04	TD2				TD2[7:0]				R	00h
0x05	TD3		TD3[7:0]								00h
0x06	ALT	Reversed	Reversed AM3 AM2 AM1 Reversed							R	00h
0xB2	Chip ID		Chip ID = 0x1A								1Ah




Function Description (Cont.)

I²C Registers Summary

Register	Register	-			Bit	ts				Read/	Default
Address	Name	D7	D6	D5	D4	D3	D2	D1	D0	Write	Value
0x00	TL1				TL1[_	R/W	8'h00
0x01	TL2				TL2[R/W	8'h00
0x02	TL3				TL3[R/W	8'h00
0x03	TL4				TL4[R/W	8'h00
0x04	TL5			,	TL5[R/W	8'h00
0x05	TL6		TL6[7:0]								
0x06	TL7		TL7[7:0]								8'h00
0x07	TL8				TL8[7:0]				R/W	8'h00
0x08	TL9				TL9[7:0]				R/W	8'h00
0x09	TL10				TL10	[7:0]				R/W	8'h00
0x0A	TL11				TL11	[7:0]				R/W	8'h00
0x0B	TL12				TL12	[7:0]				R/W	8'h00
0x0C	TL13				TL13	[7:0]				R/W	8'h00
0x0D	TL14				TL14	[7:0]				R/W	8'h00
0x0E	TL15				TL15	[7:0]				R/W	8'h00
0x0F	TD1				TD1[7:0]				R	8'h00
0x10	TD2				TD2[7:0]				R	8'h00
0x11	TD3				TD3[7:0]				R	8'h00
0x12	TD4				TD4[7:0]				R	8'h00
0x13	TD5				TD5[7:0]				R	8'h00
0x14	TD6				TD6[7:0]				R	8'h00
0x15	TD7				TD7[7:0]				R	8'h00
0x16	TD8				TD8[7:0]				R	8'h00
0x17	TD9				TD9[7:0]				R	8'h00
0x18	TD10				TD10	[7:0]				R	8'h00
0x19	TD11				TD11	[7:0]				R	8'h00
0x1A	TD12				TD12	[7:0]				R	8'h00
0x1B	TD13				TD13	[7:0]				R	8'h00
0x1C	TD14		TD14[7:0]							R	8'h00
0x1D	TD15		TD15[7:0]							R	8'h00
0x1E	ALT	ALT_AM8	ALT_AM7	ALT_AM6	ALT_AM5	ALT_AM4	ALT_AM3	ALT_AM2	ALT_ AM1	R	8'h00
0x1F	ALT	Reserved	AIT AIT AIT AIT AIT AIT						R	8'h00	
0xB2	Chip ID			VEN	IDOR_ID_	Chip ID = 0x	1A			R	1Ah



Recommended Minimum Footprint



* Just Recommend



Manufature Information

APL6012 manufaturing information. Including wafer fab and assembly location.

ANPEC Device	Manufature	Assembly		
APL6012	TSMC	GTK / ASE		

ANPEC Electronic Corp. Account manager Kevin Chang

Copyright


ANPEC Electronic Corp.

Rev. A.4 – Apr., 2022



Package Information

TQFN3x3-20P




Ş		TQFN	3x3-20				
S≻ ∑ BOL	MILLIM	ETERS	INCHES				
5	MIN.	MAX.	MIN.	MAX.			
Α	0.70 0.80		0.028	0.031			
A1	0.00	0.05	0.000	0.002			
A3	0.20	REF	0.008	REF			
b	0.15	0.25	0.006	0.010			
D	2.90	3.10	0.114	0.122			
D2	1.50	1.80	0.059	0.071			
Е	2.90	3.10	0.114	0.122			
E2	1.50	1.80	0.059	0.071			
е	0.40	BSC	0.016	BSC			
L	0.30	0.50	0.012	0.020			
K	0.20		0.008				
aaa		08	0.00				

Note: 1. Followed from JEDEC MO-220 WEEE



Carrier Tape & Reel Dimensions



Application	Α	Н	T1	С	d	D	W	E1	F
	330±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0±0.30	1.75±0.10	5.5±0.05
TQFN 3x3	P0	P1	P2	D0	D1	Т	A0	В0	K0
	4.0±0.10	8.0±0.10	2.0±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	3.30±0.20	3.30±0.20	1.00±0.20

(mm)


Devices Per Unit


Package Type	Unit	Quantity
TQFN3x3-20	Tape & Reel	3000




Taping Direction Information

TQFN3x3-20P





Classification Profile





Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Preheat & Soak Temperature min (T_{smin}) Temperature max (T_{smax}) Time $(T_{smin}$ to $T_{smax})$ (t_s)	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds
Average ramp-up rate (T _{smax} to T _P)	3 °C/second max.	3°C/second max.
Liquidous temperature (T _L) Time at liquidous (t _L)	183 °C 60-150 seconds	217 °C 60-150 seconds
Peak package body Temperature $(T_p)^*$	See Classification Temp in table 1	See Classification Temp in table 2
Time (t _P)** within 5°C of the specified classification temperature (T _c)	20** seconds	30** seconds
Average ramp-down rate (T _p to T _{smax})	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.

^{*} Tolerance for peak profile Temperature (T_p) is defined as a supplier minimum and a user maximum.

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package	Volume mm ³	Volume mm ³
Thickness	<350	≥350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package	Volume mm ³	Volume mm ³	Volume mm ³
Thickness	<350	350-2000	>2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ T _i =125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
HBM	MIL-STD-883-3015.7	VHBM ≧ 2KV
MM	JESD-22, A115	VMM ≧ 200V
Latch-Up	JESD 78	$10 \text{ms}, 1_{tr} \ge 100 \text{mA}$

^{**} Tolerance for time at peak profile temperature (t_p) is defined as a supplier minimum and a user maximum.

APL6012



Customer Service

Anpec Electronics Corp.

Head Office :

No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel: 886-3-5642000

Fax: 886-3-5642000

Taipei Branch:

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian Dist, Sinbei City 23146, Taiwan

Tel: 886-2-2910-3838 Fax: 886-2-2917-3838