


Mastering Embedded System Online Diploma

- ✓ Full lifetime access
- ✓ Access on Android mobile and PC (Windows)
- ✓ Certificate of completion
- ✓ 12 Embedded Course

Unit 6 (MCU Fundamentals) . lesson 3 MCU Clocks

- ▶ MCU Clocking
- ▶ General Topology of the Clock Architecture system clock (SYSCLK)
- ▶ General Topology of the Clock Architecture system clock (SYSCLK)
- ▶ System Control and Clocks in TM4C123 MCU
- ▶ MCU Clock Sources
- ▶ Steps to find out the Clock tree in any MCU
- ▶ Understanding Clock Tree
- ▶ external crystal to SYSCLK examples
- ▶ High SPEED INTERNAL CLOCK SIGNAL (HIS)
- ▶ (Clock Design) failures example
- ▶ Peripherals Clocks
- ▶ LAB1: Practical lab on STM32F103XX
- ▶ Lab2: Change SYSCLK, HCLK, PCLK1 and PCLK2 with different frequencies




#LEARN_IN_DEPTH


#Be_professional_in
embedded_system

eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



2


#LEARN_IN_DEPTH
#Be_professional_in_embedded_system

<https://www.facebook.com/groups/embedded.system.KS/>


eng_Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

Big Picture



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



3

#LEARN_IN_DEPTH
#Be_professional_in
embedded_system


eng_Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

Unit 6 (Big Picture) Cont.



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



4


#LEARN_IN_DEPTH

#Be_professional_in_embedded_system

eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

MCU Clocking



LEARN-IN-DEPTH
Be professional in
embedded system



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



5


#LEARN_IN_DEPTH
#Be_professional_in_embedded_system

Eng. Keroles Shenouda


<https://www.facebook.com/groups/embedded.system.KS/>

MCU Clocking

- ▶ Clocks used inside MCU in the **core** and by **peripherals**
- ▶ A clock in hardware is used to give the electronic circuits a **heartbeat** so that everything works in lock step.
- ▶ Clocks are used to **adjust the operating speed** of the part.
- ▶ A peripheral with a slow clock uses the **least amount of power**.
- ▶ Higher frequencies result **in more power consumption**.



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>




#LEARN_IN_DEPTH

#Be_professional_in
embedded_system


eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>



LEARN-IN-DEPTH
Be professional in
embedded system

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>




7


#LEARN_IN_DEPTH
#Be_professional_in_embedded_system

eng. Keroles Shenouda

General Topology of the Clock Architecture



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



8


#LEARN_IN_DEPTH

#Be_professional_in_embedded_system

eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>


**Navigate Clock Management Unit on different SoCs
Tm4c123, Stm32F103X and From TRM**



LEARN-IN-DEPTH
Be professional in
embedded system



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>




9

#LEARN_IN_DEPTH

#Be_professional_in_embedded_system

eng. Keroles Shenouda


<https://www.facebook.com/groups/embedded.system.KS/>

Reset & clock control (RCC) in Stm32F103XX

LEARN-IN-DEPTH
Be professional in
embedded system




<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



#LEARN_IN_DEPTH
#Be_professional_in
embedded_system

STM32F103X



STM32F103X

- 7 Low-, medium-, high- and XL-density reset and clock control (RCC)
 - 7.1 Reset
 - 7.2 Clocks
 - 7.3 RCC registers
- 8 Connectivity line devices: reset and clock control (RCC)
 - 8.1 Reset
 - 8.2 Clocks
 - 8.3 RCC registers

Low-, medium-, high- and XL-density reset and clock control (RCC)

Low-density devices are STM32F101xx, STM32F102xx and STM32F103xx microcontrollers where the Flash memory density ranges between 16 and 32 Kbytes.


Medium-density devices are STM32F101xx, STM32F102xx and STM32F103xx microcontrollers where the Flash memory density ranges between 64 and 128 Kbytes.

High-density devices are STM32F101xx and STM32F103xx microcontrollers where the Flash memory density ranges between 256 and 512 Kbytes.

XL-density devices are STM32F101xx and **STM32F103xx** microcontrollers where the Flash memory density ranges between 768 Kbytes and 1 Mbyte.

Connectivity line devices are STM32F105xx and STM32F107xx microcontrollers.

This Section applies to low-, medium-, high- and XL-density STM32F10xxx devices. Connectivity line devices are discussed in a separate section (refer to [Connectivity line devices: reset and clock control \(RCC\)](#)).



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>

STM32F103X

Clocks


Three different clock sources can be used to drive the system clock (SYSCLK):

- HSI oscillator clock
- HSE oscillator clock
- PLL clock

The devices have the following two secondary clock sources:

- 40 kHz low speed internal RC (LSI RC), which drives the independent watchdog and optionally the RTC used for Auto-wakeup from Stop/Standy mode.
- 32.768 kHz low speed external crystal (LSE crystal), which optionally drives the real-time clock (RTCCLK)

Each clock source can be switched on or off independently when it is not used, to optimize power consumption.



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



#LEARN_IN_DEPTH

#Be_professional_in
embedded_system

STM32F103X

Memory and bus architecture


RM0008

3.3 Memory map

See the datasheet corresponding to your device for a comprehensive diagram of the memory map. [Table 3](#) gives the boundary addresses of the peripherals available in all STM32F10xxx devices.

Table 3. Register boundary addresses


Boundary address	Peripheral	Bus	Register map
0xA000 0000 - 0xA000 0FFF	FSMC	AHB	Section 21.6.9 on page 564
0x5000 0000 - 0x5003 FFFF	USB OTG FS		Section 28.16.6 on page 913
0x4003 0000 - 0x4FFF FFFF	Reserved		-
0x4002 8000 - 0x4002 9FFF	Ethernet		Section 29.8.5 on page 1069
0x4002 3400 - 0x4002 7FFF	Reserved		-
0x4002 3000 - 0x4002 33FF	CRC		Section 4.4.4 on page 65
0x4002 2000 - 0x4002 23FF	Flash memory interface		-
0x4002 1400 - 0x4002 1FFF	Reserved		-
0x4002 1000 - 0x4002 13FF	Reset and clock control RCC		Section 7.3.11 on page 121
0x4002 0800 - 0x4002 0FFF	Reserved		-
0x4002 0400 - 0x4002 07FF	DMA2		Section 13.4.7 on page 289
0x4002 0000 - 0x4002 03FF	DMA1		-
0x4001 8400 - 0x4001 FFFF	Reserved		-
0x4001 8000 - 0x4001 83FF	SDIO		Section 22.9.16 on page 621




<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>

STM32F103X

- 7 Low-, medium-, high- and XL-density reset and clock control (RCC)
 - 7.1 Reset
 - 7.2 Clocks
 - 7.3 RCC registers**
 - 7.3.1 Clock control register (RCC_CR)
 - 7.3.2 Clock configuration register (RCC_CFGR)
 - 7.3.3 Clock interrupt register (RCC_CIR)
 - 7.3.4 APB2 peripheral reset register (RCC_APB2RSTR)
 - 7.3.5 APB1 peripheral reset register (RCC_APB1RSTR)
 - 7.3.6 AHB peripheral clock enable register (RCC_AHBENR)
 - 7.3.7 APB2 peripheral clock enable register (RCC_APB2ENR)
 - 7.3.8 APB1 peripheral clock enable register (RCC_APB1ENR)
 - 7.3.9 Backup domain control register (RCC_BDCR)
 - 7.3.10 Control/status register (RCC_CSR)
 - 7.3.11 RCC register map



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>




15

#LEARN_IN_DEPTH

#Be_professional_in_embedded_system


eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>



System Control and Clocks in TM4C123 MCU

LEARN-IN-DEPTH
Be professional in
embedded system


<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



TM4c123



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>




17

#LEARN_IN_DEPTH


#Be_professional_in_embedded_system

- Interrupt on transfer completion, with a separate interrupt per channel
- 1.3.4.2 System Control and Clocks (see page 212)**
- System control determines the overall operation of the device. It provides information about the device, controls power-saving features, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.
- Device identification information: version, part number, SRAM size, Flash memory size, and so on
 - Power control
 - On-chip fixed Low Drop-Out (LDO) voltage regulator
 - Hibernation module handles the power-up/down 3.3 V sequencing and control for the core digital logic and analog circuits
 - Low-power options for microcontroller: Sleep and Deep-Sleep modes with clock gating
 - Low-power options for on-chip modules: software controls shutdown of individual peripherals and memory
 - 3.3-V supply brown-out detection and reporting via interrupt or reset
 - Multiple clock sources for microcontroller system clock. The following clock sources are provided to the TM4C123GH6PM microcontroller:
 - Precision Internal Oscillator (PIOSC) providing a 16-MHz frequency
 - 16 MHz $\pm 3\%$ across temperature and voltage
 - Can be recalibrated with 7-bit trim resolution to achieve better accuracy (16 MHz $\pm 1\%$)
 - Software power down control for low power modes
 - Main Oscillator (MOSC): A frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSC0 input pin, or an external crystal is connected across the OSC0 input and OSC1 output pins.
 - Low Frequency Internal Oscillator (LFIOSC): On-chip resource used during power-saving modes
 - Hibernate RTC oscillator (RTOSC) clock that can be configured to be the 32.768-kHz external oscillator source from the Hibernation (HIB) module or the HIB Low Frequency clock source (HIB LFIOSC), which is located within the Hibernation Module.
 - Flexible reset sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out reset (BOR) detector alerts to system power drops
 - Software reset
 - Watchdog timer reset

TM4c123



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>




18

#LEARN_IN_DEPTH


#Be_professional_in_embedded_system

TM4c123

- Tiva™ TM4C123GH6PM Microcontroller
- + Table of Contents
- + Revision History
- + About This Document
- + 1. Architectural Overview
- + 2. The Cortex-M4F Processor
- + 3. Cortex-M4 Peripherals
- + 4. JTAG Interface
- + 5. System Control
 - 5.1. Signal Description
 - + 5.2. Functional Description
 - 5.2.1. Device Identification
 - + 5.2.2. Reset Control
 - + 5.2.3. Non-Maskable Interrupt
 - + 5.2.4. Power Control
 - + 5.2.5. Clock Control
 - + 5.2.6. System Control
 - + 5.3. Initialization and Configuration
 - + 5.4. Register Map
 - + 5.5. System Control Register Descriptions
 - + 5.6. System Control Legacy Register Descriptions
- + 6. System Exception Module
- + 7. Hibernation Module
- + 8. Internal Memory



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



19

#LEARN_IN_DEPTH


#Be_professional_in_embedded_system

TM4c123


5.4 Register Map

Table 5-7 on page 232 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use. Software should not modify any reserved memory address.



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



20


#LEARN_IN_DEPTH

#Be_professional_in_embedded_system


TM4c123

Table 5-7. System Control Register Map

Offset	Name	Type	Reset	Description	See page
System Control Registers					
0x000	DID0	RO	-	Device Identification 0	238
0x004	DID1	RO	0x10A1.606E	Device Identification 1	240
0x030	PBORCTL	RW	0x0000.7FFF	Brown-Out Reset Control	243
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	244
0x054	IMC	RW	0x0000.0000	Interrupt Mask Control	247
0x058	MISC	RW1C	0x0000.0000	Masked Interrupt Status and Clear	249
0x05C	RESC	RW	-	Reset Cause	252
0x060	RCC	RW	0x078E.3AD1	Run-Mode Clock Configuration	254
0x06C	GPIOHBCTL	RW	0x0000.7E00	GPIO High-Performance Bus Control	258
0x070	RCC2	RW	0x07C0.6810	Run-Mode Clock Configuration 2	260
0x07C	MOSCCTL	RW	0x0000.0000	Main Oscillator Control	263
0x144	DSLPCCLKCFG	RW	0x0780.0000	Deep Sleep Clock Configuration	264
0x14C	SYSPROP	RO	0x0000.1D31	System Properties	266
0x150	PIOSCAL	RW	0x0000.0000	Precision Internal Oscillator Calibration	268
0x154	PIOSCSTAT	RO	0x0000.0040	Precision Internal Oscillator Statistics	270
0x160	PLLREQ0	RO	0x0000.0032	PLL Frequency 0	271
0x164	PLLREQ1	RO	0x0000.0001	PLL Frequency 1	272
0x168	PLLSTAT	RO	0x0000.0000	PLL Status	273
0x188	SLPPWRCFG	RW	0x0000.0000	Sleep Power Configuration	274
0x18C	DSLPPWRCFG	RW	0x0000.0000	Deep-Sleep Power Configuration	276
0x1B4	LDOSCPCTL	RW	0x0000.0018	LDO Sleep Power Control	278
0x1B8	LDOSCPAL	RO	0x0000.1818	LDO Sleep Power Calibration	280
0x1BC	LDODPCTL	RW	0x0000.0012	LDO Deep-Sleep Power Control	281
0x1C0	LDODPCAL	RO	0x0000.1212	LDO Deep-Sleep Power Calibration	283
0x1CC	SDPMST	RO	0x0000.0000	Sleep / Deep-Sleep Power Mode Status	284
0x300	PPWD	RO	0x0000.0003	Watchdog Timer Peripheral Present	287
0x304	PPTIMER	RO	0x0000.003F	16/32-Bit General-Purpose Timer Peripheral Present	288
0x308	PPGPIO	RO	0x0000.003F	General-Purpose Input/Output Peripheral Present	290
0x30C	PPDMA	RO	0x0000.0001	Micro Direct Memory Access Peripheral Present	293



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



21


#LEARN_IN_DEPTH

#Be_professional_in_embedded_system


TM4c123

Table 2-4. Memory Map (continued)

Start	End	Description	For details, see page ...
0x4003.D000	0x4003.FFFF	Reserved	-
0x4004.0000	0x4004.0FFF	CAN0 Controller	1067
0x4004.1000	0x4004.1FFF	CAN1 Controller	1067
0x4004.2000	0x4004.BFFF	Reserved	-
0x4004.C000	0x4004.CFFF	32/64-bit Timer 2	725
0x4004.D000	0x4004.DFFF	32/64-bit Timer 3	725
0x4004.E000	0x4004.EFFF	32/64-bit Timer 4	725
0x4004.F000	0x4004.FFFF	32/64-bit Timer 5	725
0x4005.0000	0x4005.0FFF	USB	1114
0x4005.1000	0x4005.7FFF	Reserved	-
0x4005.8000	0x4005.8FFF	GPIO Port A (AHB aperture)	658
0x4005.9000	0x4005.9FFF	GPIO Port B (AHB aperture)	658
0x4005.A000	0x4005.AFFF	GPIO Port C (AHB aperture)	658
0x4005.B000	0x4005.BFFF	GPIO Port D (AHB aperture)	658
0x4005.C000	0x4005.CFFF	GPIO Port E (AHB aperture)	658
0x4005.D000	0x4005.DFFF	GPIO Port F (AHB aperture)	658
0x4005.E000	0x400A.EFFF	Reserved	-
0x400A.F000	0x400A.FFFF	EEPROM and Key Locker	540
0x400B.0000	0x400F.8FFF	Reserved	-
0x400F.9000	0x400F.9FFF	System Exception Module	485
0x400F.A000	0x400F.BFFF	Reserved	-
0x400F.C000	0x400F.CFFF	Hibernation Module	505
0x400F.D000	0x400F.DFFF	Flash memory control	540
0x400F.E000	0x400F.EFFF	System control	231
0x400F.F000	0x400F.FFFF	μDMA	606
0x4010.0000	0x41FF.FFFF	Reserved	-



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>




22

#LEARN_IN_DEPTH

#Be_professional_in_embedded_system

eng. Keroles Shenouda


<https://www.facebook.com/groups/embedded.system.KS/>

LEARN-IN-DEPTH
Be professional in
embedded system


<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>

MCU Clock Sources

- ▶ MCU External
 - ▶ Crystal Oscillator
- ▶ MCU Internal
 - ▶ The RC Oscillator
 - ▶ The PLL (Phase Locked Loop)



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



24

#LEARN_IN_DEPTH

#Be_professional_in
embedded_system

eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

Mastering Embedded System Online Diploma

- ✓ Full lifetime access
- ✓ Certificate of completion
- ✓ 12 Embedded Course




www.learn-in-depth.com
Eng. Keroles Shenouda

LEARN-IN-DEPTH
Be professional in
embedded system



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



25

#LEARN_IN_DEPTH
#Be_professional_in_embedded_system

eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

Steps to find out the Clock tree in any MCU

- ▶ 1. Figure out the “Clock Management Unit” for your MCU
- ▶ 2. Figure out the Base address and “Clock Management Unit” Section
- ▶ 3. Navigate inside this Section the “**Clock tree** ” Diagram

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



26


#LEARN_IN_DEPTH
#Be_professional_in_embedded_system

<https://www.facebook.com/groups/embedded.system.KS/>


Steps to find out the Clock tree in any MCU

Stm32F103XX

- ▶ 1. Figure out the “Clock Management Unit” for your MCU
- ▶ 2. Figure out the Base address and “Clock Management Unit” Section
- ▶ 3. Navigate inside this Section the “Clock tree” Diagram



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



27


#LEARN_IN_DEPTH

#Be_professional_in
embedded_system


Steps to find out the Clock tree in any MCU TM4C123

- ▶ 1. Figure out the “Clock Management Unit” for your MCU
- ▶ 2. Figure out the Base address and “Clock Management Unit” Section
- ▶ 3. Navigate inside this Section the “Clock tree” Diagram

Figure 5-5. Main Clock Tree



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>




28

#LEARN_IN_DEPTH

#Be_professional_in_embedded_system

eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

Understanding Clock Tree

LEARN-IN-DEPTH
Be professional in
embedded system

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



29

#LEARN_IN_DEPTH
#Be_professional_in_embedded_system


eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

Open Stm32CubeIDE

The screenshot shows the STM32CubeMX software interface. On the left, there's a sidebar with filters for MCU/MPU selection. The main area displays the STM32F1 Series, specifically the STM32F103C8, which is highlighted with a yellow box. Below it, a table lists the selected item: STM32F103C8, NA, NA, LQFP48, 64 kBytes, 20 kBytes, 37, and 72 MHz.


This dialog box is titled "Setup STM32 project". It contains fields for "Project Name" (set to "unit6_lesson3_clock"), "Use default location" (checked), and "Location" (set to "D:/courses/new_diploma/Diploma online/FIRST_TERM"). Under "Options", it specifies "Targeted Language" (set to C), "Targeted Binary Type" (set to Executable), and "Targeted Project Type" (set to STM32Cube). At the bottom are "Finish" and "Cancel" buttons.




Click Cancel

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>

Open Stm3 2Cub elDE



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>





You have to calculate Clocks before programming any module

void main() { Clock_init(); }

31

#LEARN_IN_DEPTH


#Be_professional_in
embedded_system




<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>

Figure 2. Clock tree






#LEARN_IN_DEPTH


#Be_professional_in_embedded_system

33

The RC Oscillator (HSI)




<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>




34


#LEARN_IN_DEPTH
#Be_professional_in_embedded_system

Crystal Oscillator (HSE)



HSE Values is Specified
in the Board Specs Not
In the MCU TRM






35

#LEARN_IN_DEPTH

#Be_professional_in_embedded_system


eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

external crystal to SYSCLK examples

LEARN-IN-DEPTH
Be professional in
embedded system

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



#LEARN_IN_DEPTH

#Be_professional_in_embedded_system



eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

36

Crystal Oscillator (HSE)

Here, we can plot the path from the external crystal to SYSCLK



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



37

#LEARN_IN_DEPTH
#Be_professional_in_embedded_system

eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

Enable crystal

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



#LEARN_IN_DEPTH
#Be_professional_in_embedded_system

Eng. Keroles

https://w

38

In this Board HSE: Crystal resonators is Used


7.2.1 HSE clock

The high speed external clock signal (HSE) can be generated from two possible clock sources:

- HSE external crystal/ceramic resonator
- HSE user external clock

The resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. The loading capacitance values must be adjusted according to the selected oscillator.

Figure 9. HSE/ LSE clock sources




7 Low-, medium-, high- and XL-density reset and clock control (RCC)

- 7.1 Reset
- 7.2 Clocks
 - 7.2.1 HSE clock
 - 7.2.2 HSI clock
 - 7.2.3 PLL
 - 7.2.4 LSE clock
 - 7.2.5 LSI clock
 - 7.2.6 System clock (SYSCLK) selection
 - 7.2.7 Clock security system (CSS)
 - 7.2.8 RTC clock
 - 7.2.9 Watchdog clock
 - 7.2.10 Clock-out capability
- 7.3 RCC registers

<https://www.learn-in-depth.com/>

<https://www.facebook.com/groups/embedded.system.KS/>





#LEARN_IN_DEPTH
#Be_professional_in_embedded_system

eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>



39

STM32F103C8T6 board, alias Bluepill



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>

TIVAC Board Example



<https://www.facebook.com/groups/embedded.system.KS/>



41


https://www.facebook.com/groups/embedded.system.KS/

#LEARN_IN_DEPTH

#Be_professional_in
embedded_system

eng. Keroles Shenouda






42

#LEARN_IN_DEPTH

#Be_professional_in_embedded_system


eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

High SPEED INTERNAL CLOCK SIGNAL (HIS)

LEARN-IN-DEPTH
Be professional in
embedded system

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



43

#LEARN_IN_DEPTH

#Be_professional_in_embedded_system

eng. Keroles Shenouda


<https://www.facebook.com/groups/embedded.system.KS/>[/groups/embedded.system.KS/](https://www.facebook.com/groups/embedded.system.KS/)

HSI


7.2.2 HSI clock

The HSI clock signal is generated from an internal 8 MHz RC Oscillator and can be used directly as a system clock or divided by 2 to be used as PLL input.

The HSI RC oscillator has the advantage of providing a clock source at low cost (no external components). It also has a faster startup time than the HSE crystal oscillator however, even with calibration the frequency is less accurate than an external crystal oscillator or ceramic resonator.



<https://www.facebook.com/groups/embedded.system.KS/>



44


#LEARN_IN_DEPTH

#Be_professional_in_embedded_system

eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>


(Clock Design) failures example



LEARN-IN-DEPTH
Be professional in
embedded system



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>




45

#LEARN_IN_DEPTH
#Be_professional_in_embedded_system


eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

Think in depth (what is the issue here) ?



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>





46


#LEARN_IN_DEPTH
#Be_professional_in_embedded_system

Eng. Keroles

<https://>



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>




47

#LEARN_IN_DEPTH

#Be_professional_in_embedded_system


eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

RCC registers

LEARN-IN-DEPTH
Be professional in
embedded system

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



48

#LEARN_IN_DEPTH
#Be_professional_in_embedded_system

eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

RCC registers

7.3 RCC registers

- 7.3.1 Clock control register (RCC_CR)
- 7.3.2 Clock configuration register (RCC_CFGR)
- 7.3.3 Clock interrupt register (RCC_CIR)
- 7.3.4 APB2 peripheral reset register (RCC_APB2RSTR)
- 7.3.5 APB1 peripheral reset register (RCC_APB1RSTR)
- 7.3.6 AHB peripheral clock enable register (RCC_AHBENR)
- 7.3.7 APB2 peripheral clock enable register (RCC_APB2ENR)
- 7.3.8 APB1 peripheral clock enable register (RCC_APB1ENR)
- 7.3.9 Backup domain control register (RCC_BDCR)
- 7.3.10 Control/status register (RCC_CSR)
- 7.3.11 RCC register map

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>

7.3.2 Clock configuration register (RCC_CFGR)


Address offset: 0x04

Reset value: 0x0000 0000

Access: 0 ≤ wait state ≤ 2, word, half-word and byte access

1 or 2 wait states inserted only if the access occurs during clock source switch.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Reserved								MCO[2:0]		Res.	USB PRE	PLLMUL[3:0]			PLL XTPRE	PLL SRC
					rw	rw	rw		rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
ADCPRE[1:0]		PPRE2[2:0]				PPRE1[2:0]		HPRE[3:0]			SWS[1:0]	SW[1:0]				
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw	rw	



Bits 10:8 **PPRE1: APB low-speed prescaler (APB1)**

Set and cleared by software to control the division factor of the APB low-speed clock (PCLK1).

Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain.

0xx: HCLK not divided

100: HCLK divided by 2

101: HCLK divided by 4

110: HCLK divided by 8

111: HCLK divided by 16

Bits 13:11 **PPRE2: APB high-speed prescaler (APB2)**

Set and cleared by software to control the division factor of the APB high-speed clock (PCLK2).

0xx: HCLK not divided

100: HCLK divided by 2


101: HCLK divided by 4

110: HCLK divided by 8

111: HCLK divided by 16

<https://www.learn-in-depth.com/>


<https://www.facebook.com/groups/embedded.system.KS/>




50

#LEARN_IN_DEPTH
#Be_professional_in_embedded_system

https://www.facebook.com/groups/embedded.system.KS/



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>




#LEARN_IN_DEPTH

#Be_professional_in
embedded_system

eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>




LEARN-IN-DEPTH
Be professional in
embedded system


<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>

Peripherals Clock Configuration

- ▶ By default, Peripherals Clocks of almost Peripherals will be disabled to save Power.



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>




53

#LEARN_IN_DEPTH

#Be_professional_in_embedded_system

eng. Keroles Shenouda


<https://www.facebook.com/groups/embedded.system.KS/>

LAB1: Practical lab on STM32F103XX

TOGGLE LED

LEARN-IN-DEPTH
Be professional in
embedded system

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



54




#LEARN_IN_DEPTH

#Be_professional_in
embedded_system


Eng. Keroles

ARM STM32 Minimum System Development Board

"STM32F103C8T6"



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>






#LEARN_IN_DEPTH

#Be_professional_in
embedded_system

https://www.learn-in-depth.com/groups/embedded.system.KS/

55

Bare metal SW



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>

Toggle port A pin 13


Run This Code ?

What is the expected ... output ?why ?

```
//Learn-in-depth
//Keroles Shenouda
//Mastering_Embedded System online diploma
typedef volatile unsigned int vuint32_t ;
#include <stdint.h>
#include <stdlib.h>
#include <stdio.h>

// register address
#define GPIOA_BASE      0x40010800
#define GPIOA_CRH       *(volatile uint32_t *) (GPIOA_BASE + 0x04)
#define GPIOA_ODR       *(volatile uint32_t *) (GPIOA_BASE + 0x0C)

int main(void)
{
//Init GPIOA
    GPIOA_CRH     &= 0xFF0FFFFF;
    GPIOA_CRH     |= 0x00200000;
    while(1)
    {
        GPIOA_ODR |= 1<<13 ;
        for (int i = 0; i < 5000; i++); // arbitrary delay
        GPIOA_ODR &= ~ (1<<13) ;
        for (int i = 0; i < 5000; i++); // arbitrary delay
    }
}
```



56

#LEARN_IN_DEPTH
#Be_professional_in_embedded_system

eng. Keroles Shenouda


<https://www.facebook.com/groups/embedded.system.KS/>

STM32103XX

The screenshot shows the STM32F103C6 product page. At the top, there are four navigation tabs: MCU/MPU Selector, Board Selector, Example Selector, and Cross Selector. Below these are filters for Part Number (STM32F103C6), Core, Series, Line, Package (LQFP48), Other, and Peripheral. To the right, there are links for Features, Block Diagram, Docs & Resources, Datasheet (with a download icon), and Buy. The main content area displays the STM32F1 Series and the STM32F103C6 part, which is shown in a LQFP48 package. The part number is highlighted in blue. Below this, the text "STM32F103C6Tx" is displayed. At the bottom, a table lists two items from the MCUs/MPUs List:

*	Part No	Reference	Marketing ...	Unit Price f... X	Board X	Package X	Flash X	RAM X	IO X	Freq. X
★	STM32F103...	NA	NA		LQFP48	32 kBytes	10 kBytes	37	72 MHz	
★	STM32F103...	NA	NA		UFQFPN48	32 kBytes	10 kBytes	37	72 MHz	

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>




#LEARN_IN_DEPTH

#Be_professional_in_embedded_system

Eng. K.


57

STM32103XX




This screenshot shows the STM32F103C6 product page on a website. The top navigation bar includes 'MCU/MPU Selector', 'Board Selector', 'Example Selector', and 'Cross Selector'. Below this is a 'MCU/MPU Filters' section with a dropdown set to 'Part Number: STM32F103C6'. The main content area displays the 'STM32F1 Series' and the specific part 'STM32F103C6 LQFP48'. A large image of the chip is shown with the text 'STM32F103C6Tx'. Below the image is a table titled 'MCUs/MPUs List: 2 items' showing two entries for STM32F103C6, both with LQFP48 packages, 32 kBytes of Flash, 10 kBytes of RAM, 37 IO pins, and 72 MHz frequency. The table has columns for Part No., Reference, Marketing..., Unit Price..., Board, Package, Flash, RAM, IO, and Freq.

Part No.	Reference	Marketing...	Unit Price...	Board	Package	Flash	RAM	IO	Freq.
STM32F103...	NA	NA		LQFP48	32 kBytes	10 kBytes	37		72 MHz
STM32F103...	NA	NA		UFQFPN48	32 kBytes	10 kBytes	37		72 MHz



This screenshot shows the 'STM32 Project' setup dialog box. The title bar says 'IDE STM32 Project'. The main area is titled 'Setup STM32 project'. It has sections for 'Project' and 'Options'. In the 'Project' section, 'Project Name' is set to 'unit6_lesson3_lab' and 'Use default location' is checked. The 'Location' field contains 'D:/courses/new_diploma/Diploma online/FIRST_TERM'. In the 'Options' section, 'Targeted Language' is set to 'C' (radio button selected), 'Targeted Binary Type' is 'Executable' (radio button selected), and 'Targeted Project Type' is 'Empty' (radio button selected). At the bottom are buttons for '?', '< Back' (disabled), 'Next >', 'Finish' (highlighted in blue), and 'Cancel'.

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>




58

#LEARN_IN_DEPTH
#Be_professional_in_embedded_system<https://www.facebook.com/groups/embedded.system.KS/>


STM32103XX

```
11 //Learn-in-depth
12 //Keroles Shenouda
13 //Mastering_Embbeded System online diploma
14 typedef volatile unsigned int vuint32_t ;
15 #include <stdint.h>
16 #include <stdlib.h>
17 #include <stdio.h>
18
19 // register address
20 #define GPIOA_BASE      0x40010800
21 #define GPIOA_CRH       *(volatile uint32_t *) (GPIOA_BASE + 0x04)
22 #define GPIOA_ODR       *(volatile uint32_t *) (GPIOA_BASE + 0x0C)
23
24
25 int main(void)
26 {
27     //Init GPIOA
28     GPIOA_CRH    &= 0xFF0FFFFF;
29     GPIOA_CRH    |= 0x00200000;
30     while(1)
31     {
32         GPIOA_ODR |= 1<<13 ;
33         for (int i = 0; i < 5000; i++) // arbitrary delay
34             GPIOA_ODR &= ~(1<<13) ;
35         for (int i = 0; i < 5000; i++) // arbitrary delay
36     }
37 }
```


<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



59

#LEARN_IN_DEPTH
#Be_professional_in_embedded_system<https://www.facebook.com/groups/embedded.system.KS/>

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



60

#LEARN_IN_DEPTH
#Be_professional_in_embedded_system

eng. Keroles Shenouda


<https://www.facebook.com/groups/embedded.system.KS/>

No Output as No Clock for the gpioa Module

The screenshot shows a development environment with several windows:

- Registers**: Shows memory dump with Core registers R0-R15 and xPSR.
- Logic Analyzer**: Displays signal E1 (PORTA & 0x00000020) with a value of 0 at 6.80486s.
- GPIOA Configuration Dialog**: Shows Pin 13 selected as an output push-pull.
- Code Editor**: Displays C code for `main.c` and `startup_stm32f103c6tx.s`. The C code initializes GPIOA with mode 2 (Output 2 MHz), CNF 0 (GP output push-pull), and sets GPIOA_CRL to 0x44444444.

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>




61

#LEARN_IN_DEPTH
#Be_professional_in_embedded_system


eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

So we need to enable Clock



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



62

#LEARN_IN_DEPTH
#Be_professional_in_embedded_system

eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>


So we need to enable Clock

```
24
25 #define RCC_BASE      0x40021000
26
```

Table 3. Register boundary addresses

Boundary address	Peripheral	Bus	Register map
0xA000 0000 - 0xA000 0FFF	FSMC	AHB	Section 21.6.9 on page 564
0x5000 0000 - 0x5003 FFFF	USB OTG FS		Section 28.16.6 on page 913
0x4003 0000 - 0x4FFF FFFF	Reserved		-
0x4002 8000 - 0x4002 9FFF	Ethernet		Section 29.8.5 on page 1069
0x4002 3400 - 0x4002 7FFF	Reserved		-
0x4002 3000 - 0x4002 33FF	CRC		Section 4.4.4 on page 65
0x4002 2000 - 0x4002 23FF	Flash memory interface		-
0x4002 1400 - 0x4002 1FFF	Reserved		-
0x4002 1000 - 0x4002 13FF	Reset and clock control RCC		Section 7.3.11 on page 121
0x4002 0800 - 0x4002 0FFF	Reserved		-

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



63

#LEARN_IN_DEPTH
#Be_professional_in_embedded_system

eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

So we need to enable Clock

```
25 #define RCC_BASE      0x40021000
26 #define RCC_APB2ENR    *(volatile uint32_t *) (GPIOA_BASE + 0x18)
27
```

7.3.7 APB2 peripheral clock enable register (RCC_APB2ENR)

Address: 0x18

Reset value: 0x0000 0000

Access: word, half-word and byte access

No wait states, except if the access occurs while an access to a peripheral in the APB2 domain is on going. In this case, wait states are inserted until the access to APB2 peripheral is finished.

Note: *When the peripheral clock is not active, the peripheral register values may not be readable by software and the returned value is always 0x0.*

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>

So we need to enable Clock

Bit 2 IOPAEN: IO port A clock enable

Set and cleared by software.

0: IO port A clock disabled


1: IO port A clock enabled

```

29   i
30   //Enable IO port A clock
31   RCC_APB2ENR |= 1<<2 ;
32   //Init GPIOA
  
```

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved												Reserved			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADC3 EN	USART 1EN	TIM8 EN	SPI1 EN	TIM1 EN	ADC2 EN	ADC1 EN	IOPG EN	IOPF EN	IOPE EN	IOPD EN	IOPC EN	IOPB EN	IOPA EN	Res.	AFIO EN
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw		rw

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>




65

#LEARN_IN_DEPTH
#Be_professional_in_embedded_system<https://www.facebook.com/groups/embedded.system.KS/>

So we need to enable Clock

```
12 //Learn-in-depth
13 //Keroles Shenouda
14 //Mastering_Embedded System online diploma
15 typedef volatile unsigned int vuint32_t ;
16 #include <stdint.h>
17 #include <stdlib.h>
18 #include <stdio.h>
19
20 // register address
21 #define GPIOA_BASE      0x40010800
22 #define GPIOA_CRH        *(volatile uint32_t *) (GPIOA_BASE + 0x04)
23 #define GPIOA_ODR        *(volatile uint32_t *) (GPIOA_BASE + 0x0C)
24
25 #define RCC_BASE        0x40021000
26 #define RCC_APB2ENR     *(volatile uint32_t *) (GPIOA_BASE + 0x18)
27
28 int main(void)
29 {
30     //Enable IO port A clock
31     RCC_APB2ENR |= 1<<2 ;
32     //Init GPIOA
33     GPIOA_CRH  &= 0xFF0FFFFF;
34     GPIOA_CRH |= 0x00200000;
35     while(1)
36     {
37         GPIOA_ODR |= 1<<13 ;
38         for (int i = 0; i < 5000; i++); // arbitrary delay
39         GPIOA_ODR &= ~(1<<13) ;
40         for (int i = 0; i < 5000; i++); // arbitrary delay
41     }
42 }
```

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



66

#LEARN_IN_DEPTH
#Be_professional_in_embedded_system

<https://www.facebook.com/groups/embedded.system.KS/>

We Can See the output now

The screenshot shows the Keil MDK-ARM IDE interface. On the left, the 'Registers' window displays memory contents for various registers like R0-R14 and the PC. In the center, the 'Logic Analyzer' window shows digital signal traces for PORTA pins over time. Below it, the 'main.c' code editor contains C code for GPIO initialization. A floating 'GPIOA' configuration window is open, showing pin settings for PA0-PA15. The right side of the interface shows the 'GPIOA' configuration table.


```

3 * 6file : main.c
4 * @author : Keroles Shenouda
5 * @brief : UnitLesson3 LAB
6 ****
7 */
8 //Define RCC_IOPENA (1<<2)
9 //RCC_APB2ENR |= RCC_IOPENA;
10
11 //Learn-in-depth
12 //Keroles Shenouda
13 //Mastering_EMBEDDED System online diploma
14 //variable unsigned int uint32_t ;
15 #include <stdint.h>
16 #include <stdio.h>
17 #include <stdlib.h>
18 #include <stdio.h>
19
20 //register address
21 #define GPIOA_BASE 0x40010800
22 #define GPIOA_CRL *(volatile uint32_t *) (GPIOA_BASE + 0x04)
23 #define GPIOA_ODR *(volatile uint32_t *) (GPIOA_BASE + 0x0C)
24
25 #define RCC_BASE 0x40021000
26 #define RCC_APB2ENR *(volatile uint32_t *) (GPIOA_BASE + 0x18)
27
28 int main(void)
29 {
30     //Enable IO port A clock
31     RCC_APB2ENR |= 1<<2;
32     //Init GPIOA
33     GPIOA_CRL |= 0xFFFFFFF;
34     GPIOA_CRL |= 0x00200000;
35     while(1)
36     {
37         GPIOA_ODR |= 1<<13;
38         for(int i = 0; i < 5000; i++); // arbitrary delay
39         GPIOA_ODR |= ~1<<13;
40         for(int i = 0; i < 5000; i++); // arbitrary delay
41     }
42 }
43

```

<https://www.learn-in-depth.com/>

<https://www.facebook.com/groups/embedded.system.KS/>



67

#LEARN_IN_DEPTH

#Be_professional_in
embedded_system

eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

Mastering Embedded System Online Diploma

- ✓ Full lifetime access
- ✓ Certificate of completion
- ✓ 12 Embedded Course




www.learn-in-depth.com
Eng. Keroles Shenouda

LEARN-IN-DEPTH
Be professional in
embedded system



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



68


#LEARN_IN_DEPTH

#Be_professional_in_embedded_system

Eng. Keroles Shenouda




LAB2

- ▶ Configure Board to run with the Following rates:
 - ▶ APB1 Bus frequency 4MHz
 - ▶ APB2 Bus frequency 2MHz
 - ▶ AHB frequency 8 MHz
 - ▶ SysClk 8 MHz
 - ▶ Use only internal HSI_RC



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>

Lab2 Clock Tree Design



https://www.facebook.com/groups/embedded.system.KS/
#LEARN_IN_DEPTH
#Be_professional_in_embedded_system
eng. Keroles Shenouda

69

7.3.2 Clock configuration register (RCC_CFGR)

Address offset: 0x04

Reset value: **0x0000 0000**


Access: $0 \leq \text{wait state} \leq 2$, word, half-word and byte access

1 or 2 wait states inserted only if the access occurs during clock source switch.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved				MCO[2:0]			Res.	USB PRE	PLLMUL[3:0]				PLL XTPRE	PLL SRC	
				rw	rw	rw		rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPRE[1:0]	PPRE2[2:0]		PPRE1[2:0]		HPRE[3:0]			SWS[1:0]		SW[1:0]					
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	r	r	rw	rw



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



#LEARN_IN_DEPTH

#Be_professional_in_embedded_system

eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

Bits 13:11 **PPRE2:** APB high-speed prescaler (APB2)

Set and cleared by software to control the division factor of the APB high-speed clock (PCLK2).

0xx: HCLK not divided


100: HCLK divided by 2

101: HCLK divided by 4

110: HCLK divided by 8

111: HCLK divided by 16

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



#LEARN_IN_DEPTH

#Be_professional_in_embedded_system

eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

72

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>

Bits 10:8 **PPRE1: APB low-speed prescaler (APB1)**

Set and cleared by software to control the division factor of the APB low-speed clock (PCLK1).

Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain.

0xx: HCLK not divided

100: HCLK divided by 2

101: HCLK divided by 4

110: HCLK divided by 8

111: HCLK divided by 16

Bits 7:4 **HPRE: AHB prescaler**

Set and cleared by software to control the division factor of the AHB clock.

0xxx: **SYSCLK not divided**

1000: SYSCLK divided by 2

1001: SYSCLK divided by 4

1010: SYSCLK divided by 8

1011: SYSCLK divided by 16

1100: SYSCLK divided by 64

1101: SYSCLK divided by 128

1110: SYSCLK divided by 256

1111: SYSCLK divided by 512

Note: The prefetch buffer must be kept on when using a prescaler different from 1 on the AHB clock. Refer to [Reading the Flash memory](#) section for more details.

Bits 3:2 **SWS: System clock switch status**

Set and cleared by hardware to indicate which clock source is used as system clock.

00: HSI oscillator used as system clock

01: HSE oscillator used as system clock

10: PLL used as system clock

11: not applicable

Bits 1:0 **SW: System clock switch**

Set and cleared by software to select SYSCLK source.


Set by hardware to force HSI selection when leaving Stop and Standby mode or in case of failure of the HSE oscillator used directly or indirectly as system clock (if the Clock Security System is enabled).

00: **HSI selected as system clock**

01: HSE selected as system clock

10: PLL selected as system clock

11: not allowed




73

#LEARN_IN_DEPTH
#Be_professional_in_embedded_system<https://www.facebook.com/groups/embedded.system.KS/>

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>

```
main.c 23 system.c main.c main.c yadap.lcd
1 *!
2 //***** SYSTEM CLOCK INITIALIZATION *****
3 */
4 // #define RCC_IOPAEN (1<<2)
5 ///// RCC_APB2ENR |= RCC_IOPAEN;
6
7
8 //Learn-in-depth
9 //Keroles Shenouda
10 //Mastering Embedded System online diploma
11 typedef volatile unsigned int uint32_t ;
12 #include <stdint.h>
13 #include <stdlib.h>
14 #include <stdio.h>
15
16 #define RCC_BASE 0x40021000
17 #define RCC_CFGR *(volatile uint32_t *) (RCC_BASE + 0x04)
18
19
20 // Bits 10:8 PPRE1: APB low-speed prescaler (APB1)
21 // Set and cleared by software to control the division factor of the APB low-speed clock
22 // (PCLK1).
23 // Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain.
24 // 0xx: HCLK not divided
25 // 100: HCLK divided by 2
26 // 101: HCLK divided by 4
27 // 110: HCLK divided by 8
28 // 111: HCLK divided by 16
29 RCC_CFGR |= (0b100 << 8);
30
31 // Bits 13:11 PPRE2: APB high-speed prescaler (APB2)
32 // Set and cleared by software to control the division factor of the APB high-speed clock
33 // (PCLK2).
34 // 0xx: HCLK not divided
35 // 100: HCLK divided by 2
36 // 101: HCLK divided by 4
37 // 110: HCLK divided by 8
38 // 111: HCLK divided by 16
39 RCC_CFGR |= (0b101 << 11);
40
41
42
43
44
45
46
47
48
49
50 }
51
52 int main(void)
53 {
54     clock_init();
55     while(1)
56     {
57
58     }
59 }
60
61 }
```



74

#LEARN_IN_DEPTH

#Be_professional_in
embedded_system

eng.


Keroles Shenouda
<https://www.facebook.com/groups/embedded.system.KS/>

▶ Configure Board to run with the Following rates:

- ▶ APB1 Bus frequency 4MHz
- ▶ APB2 Bus frequency 2MHz
- ▶ AHB frequency 8 MHz
- ▶ SysClk 8 MHz
- ▶ Use only internal HSI_RC

The screenshot shows the Keil MDK-ARM IDE interface. On the left is the code editor with the file 'main.c' open, displaying the 'clock_init()' function. The right side shows the 'RCC' configuration window with various parameters set. Red arrows point to the 'HSI_RC' oscillator frequency (8.000000 MHz) and the PCLK1 frequency (4.000000 MHz) in the 'Core & Memory and Peripheral Clocks' section. Below the code editor, two URLs are displayed in red:

<https://www.learn-in-deptn.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



#LEARN_IN_DEPTH

#Be_professional_in
embedded_system

eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

75


▶ Configure Board to run with the Following rates:

- ▶ APB1 Bus frequency 4MHz
- ▶ APB2 Bus frequency 2MHz
- ▶ AHB frequency 8 MHz
- ▶ SysClk 8 MHz
- ▶ Use only internal HSI_RC

Property	Value
CR	0x00000083
CFGR	0x00002C00
SW	0x00
SWS	0x00
HPRE	0x00
PPRE1	0x04
PPRE2	0x05
ADCPRE	0x00
PLLSRC	<input type="checkbox"/>
PLLXTPRE	<input type="checkbox"/>
PLLMUL	0x00
OTGFSPRE	<input type="checkbox"/>
MCO	0x00
CIR	0
APB2RSTR	0
APB1RSTR	0
AHBENR	0x00000014
APB2ENR	0
APB1ENR	0
BDCR	0
CSR	0xC0000000

<https://www.learn-in-depth.com/>

<https://www.facebook.com/groups/embedded.system.KS/>




#LEARN_IN_DEPTH

#Be_professional_in_embedded_system

76

LAB2

- ▶ Configure Board to run with the Following rates:
 - ▶ APB1 Bus frequency 16MHz
 - ▶ APB2 Bus frequency 8MHz
 - ▶ AHB frequency 32 MHz
 - ▶ SysClk 32 MHz
 - ▶ Use only internal HSI_RC



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>

LAB2

```
// Bits 21:18 PLLMUL: PLL multiplication factor  
// These bits are written by software to define the PLL multiplication factor. These bits can be  
// written only when PLL is disabled.  
// Caution: The PLL output frequency must not exceed 72 MHz.  
// 0000: PLL input clock x 2  
// 0001: PLL input clock x 3  
// 0010: PLL input clock x 4  
// 0011: PLL input clock x 5  
// 0100: PLL input clock x 6  
// 0101: PLL input clock x 7  
// 0110: PLL input clock x 8  
RCC_CFGR |= (0b0110 << 18);
```

Bits 21:18 **PLLMUL**: PLL multiplication factor

These bits are written by software to define the PLL multiplication factor. These bits can be written only when PLL is disabled.

Caution: The PLL output frequency must not exceed 72 MHz.

0000: PLL input clock x 2

0001: PLL input clock x 3

0010: PLL input clock x 4

0011: PLL input clock x 5

0100: PLL input clock x 6

0101: PLL input clock x 7

0110: PLL input clock x 8

0111: PLL input clock x 9

1000: PLL input clock x 10

1001: PLL input clock x 11

1010: PLL input clock x 12

1011: PLL input clock x 13

1100: PLL input clock x 14

1101: PLL input clock x 15

1110: PLL input clock x 16

1111: PLL input clock x 16

Bit 17 **PLLXTPRE**: HSE divider for PLL entry

Set and cleared by software to divide HSE before PLL entry. This bit can be written only when PLL is disabled.

0: HSE clock not divided

1: HSE clock divided by 2


Bit 16 **PLLSRC**: PLL entry clock source

Set and cleared by software to select PLL clock source. This bit can be written only when PLL is disabled.

0: HSI oscillator clock / 2 selected as PLL input clock

1: HSE oscillator clock selected as PLL input clock

77




#LEARN_IN_DEPTH

#Be_professional_in
embedded_system

eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



78

#LEARN_IN_DEPTH
#Be_professional_in_embedded_system

eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

Lab2

```
//Bits 1:0 SW: System clock switch
//Set and cleared by software to select SYSCLK source.
//Set by hardware to force HSI selection when leaving Stop and Standby mode or in case of
//failure of the HSE oscillator used directly or indirectly as system clock (if the Clock Security
//System is enabled).
//00: HSI selected as system clock
//01: HSE selected as system clock
//10: PLL selected as system clock
//11: not allowed
RCC_CFGR |= (0b10 << 0);
```

Bits 1:0 **SW**: System clock switch

Set and cleared by software to select SYSCLK source.

Set by hardware to force HSI selection when leaving Stop and Standby mode or in case of failure of the HSE oscillator used directly or indirectly as system clock (if the Clock Security System is enabled).

00: HSI selected as system clock

01: HSE selected as system clock

10: PLL selected as system clock

11: not allowed

<https://www.facebook.com/groups/embedded.system.KS/>



79

#LEARN_IN_DEPTH
#Be_professional_in_embedded_system<https://www.facebook.com/groups/embedded.system.KS/>

LAB2 Status Should be 10 at run time (is written by HW)

Bits 3:2 **SWS: System clock switch status**

Set and cleared by hardware to indicate which clock source is used as system clock.

00: HSI oscillator used as system clock

01: HSE oscillator used as system clock

10: PLL used as system clock

11: not applicable

```
26 // Bits 3:2 SWS: System clock switch status
27 // Set and cleared by hardware to indicate which clock source is used as system clock.
28 // 00: HSI oscillator used as system clock
29 // 01: HSE oscillator used as system clock
30 // 10: PLL used as system clock
31 // 11: not applicable
32 RCC_CFGR |= (0b10 << 2);
```

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>

LAB2

7.3.1

Clock control register (RCC_CR)

Address offset: 0x00

Reset value: 0x0000 XX83 where X is undefined.

Access: no wait state, word, half-word and byte access

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved						PLL RDY	PLLON	Reserved			CSS ON	HSE BYP	HSE RDY	HSE ON	
15	14	13	12	11	10	r	rw				rw	rw	r	rw	
HSICAL[7:0]							HSITRIM[4:0]			Res.	HSI RDY	HSION			
r	r	r	r	r	r	r	rw	rw	rw	rw	r	rw			

Bits 31:26 Reserved, must be kept at reset value.

Bit 25 **PLLRDY**: PLL clock ready flag

Set by hardware to indicate that the PLL is locked.

0: PLL unlocked

1: PLL locked

Bit 24 **PLLON**: PLL enable


Set and cleared by software to enable PLL.

Cleared by hardware when entering Stop or Standby mode. This bit can not be reset if the PLL clock is used as system clock or is selected to become the system clock.

0: PLL OFF

1: PLL ON

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



80

#LEARN_IN_DEPTH

#Be_professional_in
embedded_system


eng. Keroles Shenouda

<https://www.facebook.com/groups/embedded.system.KS/>

Lab2

```
--  
24 void clock_init()  
25 {  
26  
27  
28  
29 //Bits 1:0 SW: System clock switch  
30 //Set and cleared by software to select SYSCLK source.  
31 //Set by hardware to force HSI selection when leaving Stop and Standby mode or in case of  
32 //failure of the HSE oscillator used directly or indirectly as system clock (if the Clock Security  
33 //System is enabled).  
34 //00: HSI selected as system clock  
35 //01: HSE selected as system clock  
36 //10: PLL selected as system clock  
37 //11: not allowed  
38 RCC_CFGR |= (0b10 << 0);  
39  
40 // Bits 21:18 PLLMUL: PLL multiplication factor  
41 // These bits are written by software to define the PLL multiplication factor. These bits can be  
42 // written only when PLL is disabled.  
43 // Caution: The PLL output frequency must not exceed 72 MHz.  
44 // 0000: PLL input clock x 2  
45 // 0001: PLL input clock x 3  
46 // 0010: PLL input clock x 4  
47 // 0011: PLL input clock x 5  
48 // 0100: PLL input clock x 6  
49 // 0101: PLL input clock x 7  
50 // 0110: PLL input clock x 8  
51 RCC_CFGR |= (0b0110 << 18);  
52  
53 // Bits 10:8 PPRE1: APB low-speed prescaler (APB1)  
54 // Set and cleared by software to control the division factor of the APB low-speed clock  
55 // (PCLK1).  
56 // Warning: the software has to set correctly these bits to not exceed 36 MHz on this domain.  
57 // 0xx: HCLK not divided  
58 // 100: HCLK divided by 2  
59 // 101: HCLK divided by 4  
60 // 110: HCLK divided by 8  
61 // 111: HCLK divided by 16  
62 RCC_CFGR |= (0b100 << 8);  
63  
64 // Bits 13:11 PPRE2: APB high-speed prescaler (APB2)  
65 // Set and cleared by software to control the division factor of the APB high-speed clock  
66 // (PCLK2).  
67 // 0xx: HCLK not divided  
68 // 100: HCLK divided by 2  
69 // 101: HCLK divided by 4  
70 // 110: HCLK divided by 8  
71 // 111: HCLK divided by 16  
72  
73 RCC_CFGR |= (0b101 << 11);  
74  
75  
76 // Bit 24 PLLON: PLL enable  
77 // Set and cleared by software to enable PLL.  
78 // Cleared by hardware when entering Stop or Standby mode. This bit can not be reset if the  
79 // PLL clock is used as system clock or is selected to become the system clock.  
80 // 0: PLL OFF  
81 // 1: PLL ON  
82 RCC_CR |= (1 << 24);  
83 }  
84
```

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



81


#LEARN_IN_DEPTH

#Be_professional_in
embedded_system

<https://www.facebook.com/groups/embedded.system.KS/>

Simulation

- ▶ Configure Board to run with the Following rates:
 - ▶ APB1 Bus frequency 16MHz
 - ▶ APB2 Bus frequency 16MHz
 - ▶ AHB frequency 32 MHz
 - ▶ SysClk 32 MHz
 - ▶ Use only internal HSI_RC



The screenshot shows the Keil MDK-ARM IDE interface. On the left, the code editor displays the main.c file with the following code:

```

53 // Bits 10:8 PPRE1: APB low-speed prescaler
54 // Set and cleared by software to control timer
55 // (PCLK1).
56 // Warning: the software has to set correctly
57 // 0xx: HCLK not divided
58 // 100: HCLK divided by 2
59 // 101: HCLK divided by 4
60 // 110: HCLK divided by 8
61 // 111: HCLK divided by 16
62 RCC_CFGR |= (Ob100 << 8);
63
64 // Bits 13:11 PPRE2: APB high-speed prescaler
65 // Set and cleared by software to control timer
66 // (PCLK2).
67 // 0xx: HCLK not divided
68 // 100: HCLK divided by 2
69 // 101: HCLK divided by 4
70 // 110: HCLK divided by 8
71 // 111: HCLK divided by 16
72
73 RCC_CFGR |= (Ob101 << 11);
74
75
76 // Bit 24 PLLON: PLL enable
77 // Set and cleared by software to enable PLL
78 // Cleared by hardware when entering Stop or
79 // Standby mode
80 // 0: PLL OFF
81 // 1: PLL ON
82 RCC_CR |= (1 << 24);
83
84
85 int main(void)
86 {
87     clock_init();
88     while(1)
89     {
90
91     }
92 }
93
94


```

On the right, the RCC configuration window is open, showing the following settings:

- Power, Reset and Clock Control (PRCC)**
 - RCC_CR: 0x03000083
 - RCC_CFGR: 0x00182C0A
 - PPRE1: 4: HCLK / 2
 - PPRE2: 5: HCLK / 4
 - HPRE: 0: SYSCLK
 - ADCPRE: 0: PCLK2 / 2
 - MCO: 0: No clock
 - SW: 2: PLL clock
 - SWS: 2: PLL clock used
 - PLL_MUL: 6: PLL Clock * 8
- Control/Status**
 - RCC_CSR: 0x0C000000
 - LPWRRSTF:
 - WWDGRSTF:
 - IWDGRSTF:
 - SFRSTF:
 - PORRSTF:
 - PINRSTF:
 - RMVF:
 - LSIRDY:
 - LSION:
- Backup domain control**
 - RCC_BDCR: 0x00000000
 - RTCSEL: 0: No clock
 - BDRST:
 - RTCN:
 - LSEBYP:
 - LSERDY:
 - LSEON:
- Clock Interrupt**
 - RCC_CIR: 0x00000000
 - CSSC:
 - UNLKC:
 - PLL RDYC:
 - HSE RDYC:
 - HSI RDYC:
 - LSERDYC:
 - LSI RDYC:
 - PLL RDYIE:
 - HSE RDYIE:
 - HSI RDYIE:
 - LSERDYIE:
 - PLL RDYF:
 - HSE RDYF:
 - HSI RDYF:
 - LSERDYF:
- Power Control & Status**
 - PWR_CR: 0x00000000
 - PLS: 0: TBD
 - DBP:
 - PVDE:
 - CSBF:
 - PWR_CSR: 0x00000000
 - EWUP:
 - CWUF:
 - PDDS:
 - PDPS:
 - PVDO:
 - SBF:
 - WUF:
- Core & Memory and Peripheral Clocks**

OSC: 12.000000 MHz	RTCKLK: 32.768 kHz	HCLK: 32.000000 MHz
OCS32: 32.768 kHz	MCO: 0.000000 MHz	PCLK1: 16.000000 MHz
HSI_RC: 8.000000 MHz	IWDGCLK: 32.768 kHz	PCLK2: 8.000000 MHz
LSI_RC: 32.768 kHz	USBCLK: 21.333333 MHz	TIMXCLK: 32.000000 MHz
SYSCLK: 32.000000 MHz	ADCCLK: 4.000000 MHz	TIM1CLK: 16.000000 MHz

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



#LEARN_IN_DEPTH

#Be_professional_in_embedded_system

83

References

- ▶ <https://docs.google.com/viewer?a=v&pid=sites&srcid=ZmtlLnVObS5teXxyaWR6dWFuLXMtd2Vic2I0ZXxneDo2ODU0NzIKM2JkOTg4MjRk>
- ▶ <http://www.avrprojects.net/index.php/avr-projects/sensors/38-humidity-and-temperature-sensor-dht11?showall=&start=1>
- ▶ <http://www.cse.wustl.edu/~lu/cse467s/slides/dsp.pdf>
- ▶ <http://www.avr-tutorials.com/>
- ▶ Microprocessor: ATmega32 (SEE3223-10)
<http://ridzuan.fke.utm.my/microprocessor-atmega32-see3223-10>
- ▶ <http://circuitdigest.com/article/what-is-the-difference-between-microprocessor-and-microcontroller>
- ▶ http://cs4hs.cs.pub.ro/wiki/roboticsisfun/chapter2/ch2_7_programming_a_microcontroller
- ▶ Embedded Systems with ARM Cortex-M Microcontrollers in Assembly Language and C Dr. Yifeng Zhu Third edition June 2018

<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>



<https://www.learn-in-depth.com/>
<https://www.facebook.com/groups/embedded.system.KS/>