


# Input Synchronization




# start/Stop Detect






# Latch the selected address so it can be accessed later




### Data Input





# Output Generation



#### Addrss Cheek

\*Note: All state transitions happen when a falling edge of SCL is detacted, but both Reset and Init can transition on any edge

for simplicity:


Store

not follows SCL

Store

Next te

ARAII states besides RESET transition to INIT when stop is asserted



\* Need to abuble check but I haliere the master sends the ACK. I don't think I read to do anything though, because immediately after a NACK will be a stop signal