


Input Synchronization




start/Stop Detect






Latch the selected address so it can be accessed later




Data Input





Output Generation



Addrss Check

 \implies = all clock edges \implies = only clock edges when SCL is falling

ARAII states besides RESET transition to INIT when stop is asserted All states transition to WAIT when start is asserted

