





## Input Synchronization




## start/stop Detect




## Registers




Latch the selected address so it can be accessed later




## Data Input




(a handy counter for knowing when 8 bits have been sent/received)



## Output Generation



## Address Check



currently hardcoded put could come from a register

$\rightarrow$  = all clock edges

→ = only clock edges when SCL is falling

\* All states besides RESET transition to INIT when stop is asserted  
All states transition to WAIT when start is asserted

