

### INSTITUTO POLITÉCNICO NACIONAL

### **ESCUELA SUPERIOR DE COMPUTO**

# Mult8bit

Practica 10

Materia:

Arquitectura de computadoras

Profesor:

Castillo Cabrera Gelacio

Alumno:


Cortés Piña Oziel

Grupo:

3CM12



# Simulación en GHDL y GTLWAVE



# Código VHDL

### Halfadder

```
library ieee;
use ieee.std_logic_1164.all;
entity halfadder is
      port(
                   in
                          std logic;
             a:
                    in
                          std logic;
             b:
                   out
                          std logic;
                          std_logic
             c:
                   out
      );
end halfadder;
architecture arch of halfadder is
begin
      s <= a xor b;
      c \le a and b;
end arch;
Fulladder
library ieee;
use ieee.std_logic_1164.all;
entity fulladder is
      port(
                   in
                          std_logic;
                          std_logic;
             b:
                   in
                    in
                          std_logic;
                   out
                          std_logic;
                   out
                          std_logic
      );
end fulladder;
architecture arch of fulladder is
      component halfadder is
             port(
                          in
                                 std_logic;
                                 std_logic;
std_logic;
                    b:
                          in
                    s:
                          out
                                 std_logic
                    c:
                          out
             );
      end component;
      signal sum, carryA, carryB:
                                       std_logic;
begin
                         port map( a => a, b => b, s => sum,
      first: halfadder
                                                                  c => carryA );
                   halfadder
      second:
                                 port map( a => e, b => sum,
                                                                  s => s,
                                                                                      c =>
carryB );
      c <= carryA or carryB;</pre>
end arch;
```

#### Adder16bit

```
library ieee;
use ieee.std logic 1164.all;
entity adder16bit is
           port(
                                 in
                                            std_logic_vector(15 downto 0);
                      a:
                      h:
                                 in
                                            std_logic_vector(15 downto 0);
                                            std logic;
                                 in
                     e:
                      s:
                                 out
                                            std_logic_vector(15 downto 0);
                                 out
                                            std logic
                      c:
           );
end adder16bit;
architecture arch of adder16bit is
           component fulladder is
                      port(
                                 a:
                                            in
                                                       std logic;
                                                       std_logic;
                                 b:
                                            in
                                                       std_logic;
std_logic;
                                 e:
                                            in
                                 s:
                                            out
                                                       std logic
                                 c:
                                            out
           end component;
           signal carry: std_logic_vector(14 downto 0);
begin
           s00: fulladder port map( a \Rightarrow a(0), b \Rightarrow b(0), e \Rightarrow e,
                                                                                                               s => s(0), c => carry(0);
           s01: fulladder port map( a \Rightarrow a(1), b \Rightarrow b(1),
                                                                                   e \Rightarrow carry(0), s \Rightarrow s(1), c \Rightarrow carry(1);
           s02: fulladder port map( a => a(2),
                                                                  b => b(2),
                                                                                    e \Rightarrow carry(1),
                                                                                                            s => s(2), c => carry(2)
                                                                                   e \Rightarrow carry(2), s \Rightarrow s(3), c \Rightarrow carry(3);
           s03: fulladder port map( a \Rightarrow a(3), b \Rightarrow b(3),
           s04: fulladder port map( a \Rightarrow a(4), b \Rightarrow b(4),
                                                                                   e \Rightarrow carry(3),
                                                                                                            s => s(4), c => carry(4);
                                                                 \tilde{b} \Rightarrow b(5),
           s05: fulladder port map( a => a(5),
                                                                                   e \Rightarrow carry(4),
                                                                                                           s => s(5), c => carry(5);
           s06: fulladder port map( a \Rightarrow a(6),
                                                                  b \Rightarrow b(6),
                                                                                    e \Rightarrow carry(5),
                                                                                                            s => s(6), c => carry(6);
           s07: fulladder port map( a => a(7),
                                                                  b => b(7),
                                                                                   e \Rightarrow carry(6), s \Rightarrow s(7), c \Rightarrow carry(7);
           s08: fulladder port map( a \Rightarrow a(8), b \Rightarrow b(8), e \Rightarrow carry(7), s \Rightarrow s(8), c \Rightarrow carry(8));
          so9: fulladder port map( a \Rightarrow a(9), b \Rightarrow b(9), e \Rightarrow carry(8), s \Rightarrow s(9), c \Rightarrow carry(9)); s10: fulladder port map( a \Rightarrow a(10), b \Rightarrow b(10), e \Rightarrow carry(9), s \Rightarrow s(10), c \Rightarrow carry(10)); s11: fulladder port map( a \Rightarrow a(11), b \Rightarrow b(11), e \Rightarrow carry(10), s \Rightarrow s(11), c \Rightarrow carry(11));
           s12: fulladder port map( a \Rightarrow a(12), b \Rightarrow b(12), e \Rightarrow carry(11), s \Rightarrow s(12), c \Rightarrow carry(12));
           s13: fulladder port map( a => a(13), b => b(13), e => carry(12), s => s(13), c => carry(13));
           s14: fulladder port map( a \Rightarrow a(14), b \Rightarrow b(14), e \Rightarrow carry(13), s \Rightarrow s(14), c \Rightarrow carry(14)); s15: fulladder port map( a \Rightarrow a(15), b \Rightarrow b(15), e \Rightarrow carry(14), s \Rightarrow s(15), c \Rightarrow c);
end arch;
```

#### Mult8bit

```
library ieee;
use ieee.std_logic_1164.all;
entity mult8bit is
       port(
                               std logic vector(7 downto 0);
                       in
                               std logic vector(7 downto 0);
               h:
                       in
                       out
                               std_logic_vector(15 downto 0)
               r:
end mult8bit;
architecture arch of mult8bit is
       component adder16bit is
               port(
                               in
                                       std logic vector(15 downto 0);
                       a:
                       b:
                               in
                                       std logic vector(15 downto 0);
                               in
                       e:
                                       std_logic;
                                       std_logic_vector(15 downto 0);
std_logic
                       s:
                               out
                       c:
                               out
               );
       end component;
       signal p0, p1, p2, p3, p4, p5, p6, p7:
                                                      std logic vector(15 downto 0);
       signal s0, s1, s2, s3, s4, s5:
                                                              std logic vector(15 downto 0);
```

```
signal carry:
                                         std_logic_vector(5 downto 0);
begin
        p0(00) \le b(0) and a(0);
        p0(01) \le b(1) and a(0);
        p0(02) \le b(2) and a(0);
        p0(03) \le b(3) and a(0);
        p0(04) \le b(4) and a(0);
        p0(05) \le b(5) and a(0);
        p0(06) \le b(6) and a(0);
        p0(07) \le b(7) and a(0);
        p0(08) <= '0';
        p0(09) <= '0';
        p0(10) <= '0';
        p0(11) <= '0';
        p0(12) \le '0';
        p0(13) <= '0';
        p0(14) <= '0';
        p0(15) <= '0';
        p1(00) <= '0';
        p1(01) \le b(0) and a(1);
        p1(02) \le b(1) and a(1);
        p1(03) \le b(2) and a(1);

p1(04) \le b(3) and a(1);
        p1(05) \le b(4) and a(1);
        p1(06) \le b(5) and a(1);
        p1(07) \le b(6) and a(1);
        p1(08) \le b(7) and a(1);
        p1(09) <= '0';
        p1(10) <= '0';
        p1(11) <= '0';
        p1(12) <= '0';
        p1(13) <= '0';
        p1(14) <= '0';
        p1(15) <= '0';
        p2(00) <= '0';
        p2(01) <= '0';
        p2(02) \le b(0) and a(2);
        p2(03) \le b(1) and a(2);
        p2(04) \le b(2) and a(2);
        p2(05) \le b(3) and a(2);
        p2(06) \le b(4) and a(2);
        p2(07) \le b(5) and a(2); p2(08) \le b(6) and a(2);
        p2(09) \le b(7) and a(2);
        p2(10) \le '0';
        p2(11) <= '0';
p2(12) <= '0';
        p2(13) <= '0';
        p2(14) <= '0';
        p2(15) <= '0';
        p3(00) <= '0';
        p3(01) <= '0';
        p3(02) <= '0';
        p3(03) \le b(0) and a(3);
        p3(04) \le b(1) and a(3);
        p3(05) \le b(2) and a(3);
        p3(06) \le b(3) and a(3);
        p3(07) \le b(4) and a(3);
        p3(08) \le b(5) and a(3);
        p3(09) \le b(6) and a(3);
        p3(10) \le b(7) and a(3);
        p3(11) <= '0';
        p3(12) <= '0';
        p3(13) <= '0';
        p3(14) <= '0';
        p3(15) <= '0';
```

p4(00) <= '0';

```
p4(01) <= '0';
p4(02) <= '0';
p4(03) <= '0';
p4(04) \le b(0) and a(4);
p4(05) \le b(1) and a(4);
p4(06) \le b(2) and a(4);
p4(07) \le b(3) and a(4);
p4(08) \le b(4) and a(4);
p4(09) \le b(5) and a(4);
p4(10) \le b(6) and a(4);
p4(11) \le b(7) and a(4);
p4(12) <= '0';
p4(13) <= '0';
p4(14) <= '0';
p4(15) <= '0';
p5(00) <= '0';
p5(01) <= '0';
p5(02) <= '0';
p5(03) \le '0';
p5(04) <= '0':
p5(05) \le b(0) and a(5);
p5(06) \le b(1) and a(5);
p5(07) \le b(2) and a(5);
p5(08) \le b(3) and a(5);
p5(09) \le b(4) and a(5);
p5(10) \le b(5) and a(5);
p5(11) \le b(6) and a(5);
p5(12) \le b(7) and a(5);
p5(13) <= '0';
p5(14) <= '0';
p5(15) <= '0';
p6(00) <= '0';
p6(01) <= '0';
p6(02) <= '0';
p6(03) <= '0';
p6(04) <= '0';
p6(05) <= '0';
p6(06) \le b(0) and a(6);
p6(07) \le b(1) and a(6);
p6(08) \le b(2) and a(6);
p6(09) \le b(3) and a(6);
p6(10) \le b(4) and a(6);
p6(11) \le b(5) and a(6);
p6(12) \le b(6) and a(6);
p6(13) \le b(7) \text{ and } a(6);
p6(14) \le '0';
p6(15) <= '0';
p7(00) <= '0';
p7(01) <= '0';
p7(02) <= '0';
p7(03) \le '0';
p7(04) <= '0'
p7(05) <= '0';
p7(06) <= '0';
p7(07) \le b(0) and a(7);
p7(08) \le b(1) \text{ and } a(7);
p7(09) \le b(2) and a(7);
p7(10) \le b(3) and a(7);
p7(11) \le b(4) and a(7);
p7(12) \le b(5) and a(7);
p7(13) \le b(6) and a(7);
p7(14) \le b(7) and a(7);
p7(15) <= '0';
r0: adder16bit port map( a \Rightarrow p0, b \Rightarrow p1, e \Rightarrow '0', s \Rightarrow s0, c \Rightarrow carry(0));
rl: adderl6bit port map( a \Rightarrow s0, b \Rightarrow p2, e \Rightarrow carry(0), s \Rightarrow s1, c \Rightarrow carry(1));
r2: adder16bit port map( a => s1, b => p3, e => carry(1), s => s2, c => carry(2) ); r3: adder16bit port map( a => s2, b => p4, e => carry(2), s => s3, c => carry(3) ); r4: adder16bit port map( a => s3, b => p5, e => carry(3), s => s4, c => carry(4) );
```

```
r5: adder16bit port map( a \Rightarrow s4, b \Rightarrow p6, e \Rightarrow carry(4), s \Rightarrow s5, c \Rightarrow carry(5) ); r6: adder16bit port map( a \Rightarrow s5, b \Rightarrow p7, e \Rightarrow carry(5), s \Rightarrow r, c \Rightarrow r(15) ); end arch;
```

#### **Test**

```
library ieee;
use ieee.std logic 1164.all;
entity test is
end test;
architecture arch of test is
      component mult8bit is
             port(
                                 std_logic_vector(7 downto 0);
std_logic_vector(7 downto 0);
                           in
                    a:
                           in
                    b:
                           out
                                 std logic vector(15 downto 0)
             );
      end component;
      signal a: std_logic_vector(7 downto 0);
signal b: std_logic_vector(7 downto 0);
      signal r: std logic vector(15 downto 0);
begin
      conn: mult8bit port map( a \Rightarrow a, b \Rightarrow b, r \Rightarrow r);
      process begin
             a \le [00000001];
             b \le "00000001";
             wait for 10 ns;
             a <= "00000010";
             b <= "00000010";
             wait for 10 ns;
             a <= "00000011";
             b <= "00000011";
             wait for 10 ns;
             a <= "00000100";
             b <= "00000100";
             wait for 10 ns;
             a <= "00000101";
             b <= "00000101";
             wait for 10 ns;
             a <= "00001000";
             b <= "00001000";
             wait for 10 ns;
             a <= "00001001";
             b <= "00001001";
             wait for 10 ns;
             a <= "00010000";
             b <= "00010000";
             wait for 10 ns;
             a <= "00010001";
             b <= "00010001";
             wait for 10 ns;
             a <= "00100000";
             b <= "00100000";
             wait for 10 ns;
             a <= "00100001";
             b <= "00100001";
```

```
wait for 10 ns;
            a <= "01000000";
            b <= "01000000";
            wait for 10 ns;
            a <= "01000001";
            b <= "01000001";
            wait for 10 ns;
            a <= "10000000";
            b <= "10000000";
            wait for 10 ns;
            a <= "10000001";
b <= "10000001";
            wait for 10 ns;
            a <= "111111111";
            b <= "111111111";
            wait for 10 ns;
            wait;
      end process;
end arch;
```

### Análisis de vectores

### Vectores de entrada

А		В	
Binario	Hexadecimal	Binario	Hexadecimal
0000001	01	0000001	01
0000010	02	0000010	02
0000011	03	00000011	03
00000100	04	00000100	04
00000101	05	00000101	05
00001000	08	00001000	08
00001001	09	00001001	09
00010000	10	00010000	10
00010001	11	00010001	11
00100000	20	00100000	20
00100001	21	00100001	21
01000000	40	01000000	40
01000001	41	01000001	41
10000000	80	10000000	80
10000001	81	10000001	81
11111111	FF	11111111	FF

#### Valores de salida

Binario	Hexadecimal	
0000 0000 0000 0001	0001	
0000 0000 0000 0100	0004	
0000 0000 0000 1001	0009	
0000 0000 0001 0000	0010	
0000 0000 0001 1001	0019	
0000 0000 0100 0000	0040	
0000 0000 0101 0001	0051	
0000 0001 0000 0000	0100	
0000 0001 0010 0001	0121	
0000 0100 0000 0000	0400	
0000 0100 0100 0001	0441	
0001 0000 0000 0000	1000	
0001 0000 1000 0001	1081	
0100 0000 0000 0000	4000	
0100 0001 0000 0001	4101	
XXXX 1110 0000 0001	XE01	

# Conclusión

A pesar de que de cierta manera el diseño del circuito es elegante el inocente tamaño lo vuelve complejo por que usar circuitos auxiliares ayudan pero al usar un sumador positivo corrompe los resultados a escalas grandes por lo que no es conveniente este diseño en el cual me apoyo de circuitos anteriores aunque más rápido de elaborar. Los desbordes al momento de multiplicar números grandes sigue siendo un problema.