

INSTITUTO POLITÉCNICO NACIONAL

ESCUELA SUPERIOR DE COMPUTO

Mult4bit

Practica 9

Materia:

Arquitectura de computadoras

Profesor:

Castillo Cabrera Gelacio

Alumno:


Cortés Piña Oziel

Grupo:

3CM12



Simulación en GHDL y GTLWAVE



Código VHDL

Halfadder

```
library ieee;
use ieee.std_logic_1164.all;
entity halfadder is
      port(
                    in
                          std logic;
             a:
                    in
                          std logic;
             b:
                    out
                          std logic;
                          std_logic
             c:
                    out
      );
end halfadder;
architecture arch of halfadder is
begin
      s <= a xor b;
      c \le a and b;
end arch;
Fulladder
library ieee;
use ieee.std_logic_1164.all;
entity fulladder is
      port(
                   in
                          std_logic;
                          std_logic;
             b:
                    in
                    in
                          std_logic;
                    out
                          std_logic;
                   out
                          std_logic
      );
end fulladder;
architecture arch of fulladder is
      component halfadder is
             port(
                          in
                                 std_logic;
                                 std_logic;
std_logic;
                    b:
                          in
                    s:
                          out
                                 std_logic
                    c:
                          out
             );
      end component;
      signal sum, carryA, carryB:
                                        std_logic;
begin
                         port map( a => a, b => b, s => sum,
      first: halfadder
                                                                   c => carryA );
                   halfadder
      second:
                                 port map( a => e, b => sum,
                                                                   s \Rightarrow s,
                                                                                       c =>
carryB );
      c <= carryA or carryB;</pre>
end arch;
```

Adder8bit

 $p0(2) \le b(2)$ and a(0); $p0(3) \le b(3)$ and a(0);

 $p0(4) \le '0';$

```
library ieee;
use ieee.std logic 1164.all;
entity adder8bit is
           port(
                                  in
                                             std_logic_vector(7 downto 0);
                      a:
                      h:
                                  in
                                             std_logic_vector(7 downto 0);
                                             std logic;
                                  in
                      e:
                                  out
                                             std_logic_vector(7 downto 0);
                                  out
                                             std logic
                      c:
           );
end adder8bit;
architecture arch of adder8bit is
           component fulladder is
                      port(
                                             in
                                                         std logic;
                                  b:
                                                         std_logic;
                                             in
                                                         std_logic;
std_logic;
                                  e:
                                             in
                                  s:
                                             out
                                                         std logic
                                  c:
                                             out
                      );
           end component;
           signal carry: std_logic_vector(6 downto 0);
begin
                      fulladder port map( a \Rightarrow a(0), b \Rightarrow b(0), e \Rightarrow e, s \Rightarrow s(0), c \Rightarrow carry(0) fulladder port map( a \Rightarrow a(1), b \Rightarrow b(1), e \Rightarrow carry(0), s \Rightarrow s(1), c \Rightarrow carry(1)); fulladder port map( a \Rightarrow a(2), b \Rightarrow b(2), e \Rightarrow carry(1), s \Rightarrow s(2), c \Rightarrow carry(2));
                                                                                                                   s \Rightarrow s(0), c \Rightarrow carry(0);
           s1:
           s2:
                      fulladder port map( a \Rightarrow a(3), b \Rightarrow b(3), e \Rightarrow carry(2), s \Rightarrow s(3), c \Rightarrow carry(3));
           s3:
           s4:
                      fulladder port map( a \Rightarrow a(4), b \Rightarrow b(4), e \Rightarrow carry(3), s \Rightarrow s(4), c \Rightarrow carry(4));
                      fulladder port map( a \Rightarrow a(5), b \Rightarrow b(5), e \Rightarrow carry(4), s \Rightarrow s(5), c \Rightarrow carry(5)); fulladder port map( a \Rightarrow a(6), b \Rightarrow b(6), e \Rightarrow carry(5), s \Rightarrow s(6), c \Rightarrow carry(6)); fulladder port map( a \Rightarrow a(7), b \Rightarrow b(7), e \Rightarrow carry(6), s \Rightarrow s(7), c \Rightarrow c);
           s5:
           s6:
           s7:
end arch:
Mult4bit
library ieee;
use ieee.std logic 1164.all;
entity mult4bit is
           port(
                                             std_logic_vector(3 downto 0);
                                  in
                      b:
                                  in
                                             std logic vector(3 downto 0);
                                  out
                                             std_logic_vector(7 downto 0)
                      r:
end mult4bit:
architecture arch of mult4bit is
           component adder8bit is
                      port(
                                                         std_logic_vector(7 downto 0);
                                             in
                                  b:
                                             in
                                                         std_logic_vector(7 downto 0);
                                                         std_logic;
std_logic_vector(7 downto 0);
                                  e:
                                             in
                                  s:
                                             out
                                                         std_logic
                                  c:
                                             out
                      );
           end component;
           signal p0, p1, p2, p3:std_logic_vector(7 downto 0);
           signal s0, s1:
                                                         std logic vector(7 downto 0);
           signal carry:
                                                         std logic vector(1 downto 0);
begin
           p0(0) \le b(0) and a(0);
           p0(1) \le b(1) and a(0);
```

```
p0(5) \le '0';
       p0(6) \le '0';
       p0(7) \le '0';
       p1(0) <= '0';
       p1(1) \le b(0) and a(1);
       p1(2) \le b(1) \text{ and } a(1);
       p1(3) \le b(2) and a(1);
       p1(4) \le b(3) \text{ and } a(1);
       p1(5) \le '0';
       p1(6) <= '0';
       p1(7) <= '0';
       p2(0) <= '0';
       p2(1) <= '0';
       p2(2) \le b(0) and a(2);
       p2(3) \le b(1) and a(2);
       p2(4) \le b(2) and a(2);
       p2(5) \le b(3) and a(2);
       p2(6) <= '0';
       p2(7) <= '0';
       p3(0) \le '0';
       p3(1) <= '0';
p3(2) <= '0';
       p3(3) \le b(0) and a(3);
       p3(4) \le b(1) and a(3);
       p3(5) \le b(2) and a(3);
       p3(6) \le b(3) and a(3);
       p3(7) <= '0';
                                                         e => '0', s => s0, c => carry(0) );
e => carrv(0). s => c1 -
                                           b => p1,
       r0: adder8bit port map( a => p0,
       r1: adder8bit port map( a => s0,
                                             b \Rightarrow p2
                                                             e \Rightarrow carry(0), s \Rightarrow s1, c \Rightarrow carry(1);
                                            b => p3,
       s2: adder8bit port map( a => s1,
                                                             e \Rightarrow carry(1), s \Rightarrow r, c \Rightarrow r(7);
end arch;
Test
library ieee;
use ieee.std logic 1164.all;
entity test is
end test:
architecture arch of test is
       component mult4bit is
               port(
                       a:
                              in
                                      std logic vector(3 downto 0);
                       b:
                              in
                                      std logic vector(3 downto 0);
                              out
                                      std logic vector(7 downto 0)
               );
       end component;
       signal a: std_logic_vector(3 downto 0);
       signal b: std logic vector(3 downto 0);
       signal r: std_logic_vector(7 downto 0);
begin
       conn: mult4bit port map( a \Rightarrow a, b \Rightarrow b, r \Rightarrow r);
       process begin
               a <= "0001";
               b <= "0001";
               wait for 10 ns;
               a \le "0001";
               b <= "0010";
               wait for 10 ns;
               a \le "0010";
```

```
b <= "0010";
wait for 10 ns;
a <= "0100";
b <= "0100";
wait for 10 ns;
a <= "1000";
b <= "1000";
wait for 10 ns;
a <= "1111";
b <= "1111";
wait for 10 ns;
wait;
end process;
end arch;</pre>
```

Análisis de vectores

Vectores de entrada

A		В	
Binario	Hexadecimal	Binario	Hexadecimal
0001	1	0001	1
0001	1	0010	2
0010	2	0010	2
0100	4	0100	4
1000	8	1000	8
1111	F	1111	F

Valores de salida

Binario	Hexadecimal	
0000001	01	
0000010	02	
00000100	04	
00010000	10	
00100000	40	
x1100001	X1	

Conclusión

A pesar de que de cierta manera el diseño del circuito es elegante el inocente tamaño lo vuelve complejo por que usar circuitos auxiliares ayudan pero al usar un sumador positivo corrompe los resultados a escalas grandes por lo que no es conveniente este diseño en el cual me apoyo de circuitos anteriores aunque más rápido de elaborar.