Xuanchang Hu 03/13/2023 EE 371 Lab #6

Procedure

The goal for lab 6 is to redesign a parking lot counter. For this, I work on two tasks. The first task aims to help us familiarize ourselves with the new ports on 3D parking lots. We need to connect the switch to input V_GPIO and then connect the LEDR to output V_GPIO. For task2, I designed a more complicated parking lot counter. The parking lot has 3 spaces. The work time is 8 hours. We need to show the time and number of cars in the parking lot. If The parking is full, display FULL on HEX. After the end of day, display the rush hour(The first hour when parking is full) and the end of rush hour. Also it shows the maximum number of cars at each hour on HEX. To implement that, we need to use RAM to store the number of cars in each hour.

Task 1

For task 1, I already did it in lab2. But this time, I need to connect input and output to V_GPIO. To do this, I connect resetSW to V_GPIO[23]; (The leftmost switch is reset); leftSW to V_GPIO[24]; rightSW to V_GPIO[28]; V_GPIO[32] to V_GPIO[24]; V_GPIO[33] to V_GPIO[28]. When upload to labsland, I need to manually connect all the switch and LEDR to breadboard.

Task 2

In task 2, I designed an upgraded version of the 3D parking lots. This time, the parking lot has 3 spaces, and the work day has 8 hours. In the 8 hours, cars will enter and exit the parking lots. HEX5 is designed to show the time, HEX0 is designed to show the number of cars. When parking is full, HEX3 to 0 should show FULL. So I designed a fsm to trace the time. The fsm has 10 states: none, s1, s2, s3, s4, s5, s6, s7, s8, sDisplay. Everytime I increase the time, it goes to the next state. And s1 to s8 represents the hours. The **fsm** will output the hours. I also designed a datapath. It can count the number of cars, output the rushhour, end of rushhour and maximum number of cars. All the numbers will be sent to display.sv and converted to HEX numbers. After the end of 8 hours, I also need to display the maximum number of each hour on HEX1 and 0. So I designed a 8X16 RAM to store the maximum car data. Each hour corresponds to an address. In the end, HEX3 and 2 will show rushhour and endHour. HEX1 and 0 will show the address(hour) and number of maximum cars. The HEX display is controlled by control files. In the always ff, when in the work day(endDay == 0), if num is 3, HEX5 is hour, HEX3 to 0 is FULL. If num is smaller than 3, HEX5 is hour, HEX0 is number of cars, other numbers don't show. When the condition is end of day(endDay == 1), HEX3 and 2 is the time of rushhour, end of rushhour. HEX1 and 0 will show the address(hour) and number of maximum cars. The control.sv file is the overall control of the program. And DE1 SoC will control the control.sv file.




Figure 1:Block diagram of Lab 2 task 2




Figure 2:ASMD of Lab 2 task 2




Figure 3:fsm of Lab 2 task 2

Results Task 2



Figure 4: The waveform generated by the DE1_SoC_task2

For task 2 DE1_SoC, the testbench tests the cases of enter cars, exit cars. HEX5 shows the hours during 8 hour work time. When thr number of cars are 3, HEX3 to 0 shows FULL. Otherwise, HEX0 shows the number of cars. After the end of work day, the HEX3 to 2 will shows the rushhour and endHour. HEX1 will show the address(Hour) and HEX0 will show the maximum cars.




Figure 5: The waveform generated by the display

For task 2 display, It will take input numbers and output correspond HEX.




Figure 6: The waveform generated by counter For task 2 counter, It will count from 0 to 7. After reset, the counter starts from 0 again.




Figure 7: The waveform generated by fsm

For task 2 fsm, It takes enter, exit and increase time as input, output current time. Everytime time increases, the state will move to next state. Each state represents an hour and the hour will be outputed. In the simulation everytime I increase time, the hour increases by 1. At sDisplay state, the hour will remain 7. Only when reset can make sDisplay state go to none state and start over.




Figure 8: The waveform generated by datapath

For task 2 datapath, it count the number of cars in parking lots. It also output the maximum number of cars. rushHour was originally 0. When number is 3, the rushHour will be the current hour. Endhour also was 0. When number go back to 0, endHour will be current hour.




Figure 9: The waveform generated by control

For task 2 control, it's the overall control of the program. The testbench tests the cases of enter cars, exit cars. HEX5 shows the hours during 8 hour work time. When thr number of cars are 3, HEX3 to 0 shows FULL. Otherwise, HEX0 shows the number of cars. After the end of work day, the HEX3 to 2 will shows the rushhour and endHour. HEX1 will show the address(Hour) and HEX0 will show the maximum cars. The control will then be used in DE1_SoC to connect will V_GPIO ports.

Final products

For task1, I'm able to familiar with V_GPIO ports. For task2, The overall goal of this task is to learn to connect RAM, fsm, datapath together with V_GPIO ports. To keep track of the hour, I need to use fsm. To count the number of cars, maximum cars, rushHour and endHour, I need to use datapath.

And to store data of maximum cars, I need to use RAM. I also learned how to set HEX in different conditions. And to combine all these modules together, I created control. DE1_SoC only needs the control to run the whole program. I also learn that ASMD and FSM chart can help me draw a sketch of the program. I can implement the code directly through the charts I draw.

Appendix

Task 1

(1) DE1_SoC_task1

```
//warchang Hu
//Ji3/2023
//EE 371
//Lab 6
// DEL_SoC takes a clock and a 34-bits GPIo_0 as input, and 7-bits HEXO,
// HEXI, HEX2, HEX3, HEX4, HEX5 as output. The GPIO_0[10], GPIO_0[12], GPIO_0[14] serves for switches
// And GPIO_0[26] and GPIO_0[27] serves for leak. This module is the top-level for the parking lot
// Jop-level module that defines the I/Os for the DE-1 SoC board
module DEL_SoC_task1(CLOCK_50, HEXO, HEX1, HEX2, HEX3, HEX4, HEX5, V_GPIO);
input logic CLOCK_50;

module DEL_SoC_task1(CLOCK_50, HEXO, HEX1, HEX2, HEX3, HEX4, HEX5, V_GPIO);
input logic [5:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;

logic leftsw, rightsw, resetSw;

assign resetSw = V_GPIO[23]; //The leftmost switch is reset A
assign resetSw = V_GPIO[23]; //The middle switch among the 3 is connected to pin 15
assign V_GPIO[32] = V_GPIO[24]; // left led is connected to pin 15
assign V_GPIO[32] = V_GPIO[24]; // right led is connected to pin 17

logic enter, exit;
logic enter, exit;
logic enter, exit;
logic enter, exit;
logic [1:0] units, tens;

// fsm cars takes CLOCK_50 as clk input, and resetSw as reset input, leftsw, rightsw as sensor a and b input.
// and returns if cars enters or exit parking lot as enter and exit.
// sm cars takes CLOCK_50, .reset(resetSw), .a(leftSw), .b(rightsw), .enter, .exit);

// counter number takes CLOCK_50 as clk input, and resetSw as reset input, and enter and exit as inc and dec
// it returns num as number of cars, tens as the tens digit of num, units as units digit of num.
counter number(.clkCLOCK_50), .reset(resetSw), .inc(enter), .dec(exit), .num, .tens, .units);
// light display takes num as car number inputs, tens as the tens digit of num input,
// it returns HEX from 5 to 0 to the display
// it returns HEX from 5 to 0 to the display
// it returns HEX from 5 to 0 to the display
// endmodule
```

Task 2

1) DE1_SoC_task2

```
//Xuanchang Hu
//03/13/2023
//EE 371
 1
2
3
4
5
6
7
            //Lab6 task2
              timescale 1 ps / 1 ps
           // This module is the top level module of parking system. It takes CLOCK_50, HEX, KEY, SW as input.
// LEDR as output. And V_GPIO for both input and output. It can make the parking system open gate, count
// show the time, number of cars, rushHour, endHour, RAM address and maximum number of cars on HEX.
// It can also show whether the parking is full or not.
module DE1_SoC_task2 (CLOCK_50, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, KEY, SW, LEDR, V_GPIO);
// define ports
input logic CLOCK_50;
output logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
input logic [3:0] KEY;
input logic [9:0] SW;
output logic [9:0] LEDR;
inout logic [35:23] V_GPIO;
                  logic inP, outP, resetSW; // into parking, exit parking, reset switch
logic [1:0] num; //Number
logic full; //full
logic inc; //increase
                  assign resetSW = SW[9]; // reset switch is SW[9]
                  // LED that show parking is full
                   // FPGA input
                  // Presence parking 1
assign LEDR[1] = V_GPIO[28]; // Presence parking 1
assign LEDR[1] = V_GPIO[29]; // Presence parking 2
assign LEDR[2] = V_GPIO[30]; // Presence parking 3
assign LEDR[3] = V_GPIO[23]; // Presence entrance
assign LEDR[4] = V_GPIO[24]; // Presence exit
                  logic [31:0] div_clk:
                  clock_divider clkdivide (.clock(CLOCK_50), .divided_clocks(div_clk));
                  logic clk1, clk2;
parameter whichClock = 26; // 0.75 Hz clock
                  //assign clkSelect = CLOCK_50; // for simulation
assign clk1 = div_clk[1]; // for enter clock
assign clk2 = div_clk[24]; // for exit clock
                  always_ff @(posedge clk1) begin
```

```
if (V_GPIO[24] | LEDR[4] | V_GPIO[33]) begin
    outP <= 1;
end else</pre>
  outP \leq 0;
                 always_ff @(posedge clk2) begin
    if (V_GPIO[23] && V_GPIO[31] ) begin
        inP <= 1;
    end else
        inP <= 0;</pre>
          endmodule // DE1_SoC
             // It tests cases of enter, exit cars. I also tests the case when parking is full and reset parking.
// HEX5 shows the hours during 8 hour work time. When thr number of cars are 3, HEX3 to 0 shows FULL.
// Otherwise, HEX0 shows the number of cars. After the end of work day, the HEX3 to 2 will shows
// the rushhour and endHour. HEX1 will show the address(Hour) and HEX0 will show the maximum cars.
module DE1_SoC_task2_testbench();
logic CLOCK_50;
logic [6:0] HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
logic [3:0] KEY;
logic [9:0] SW;
logic [9:0] LEDR;
wire [35:23] V_GPIO;
                    logic enter, exit, reset;
logic [1:0] num;
logic full;
                    logic increaseTime;
                   assign KEY[0] = ~increaseTime;
assign SW[9] = reset;
assign V_GPI0[23] = enter; // Presence entrance && enter
assign V_GPI0[24] = exit; // Presence exit && exit
100
101
102
103
                   DE1_SoC_task2 dut1(.CLOCK_50, .HEX0, .HEX1, .HEX2, .HEX3, .HEX4, .HEX5, .KEY, .SW, .LEDR, .V_GPIO);
104
105
106
107
                   parameter clock_period = 100;
                       initial begin
  CLOCK_50 <= 0;
  forever #(clock_period / 2) CLOCK_50 <= ~CLOCK_50;</pre>
107
108
109
110
111
112
113
114
                       initial begin
  reset <= 1;
  reset <= 0; increaseTime <= 0; enter <= 0; exit <= 0; @(posedge CLOCK_50);
  reset <= 0; increaseTime <= 0; enter <= 0; exit <= 0;</pre>
          Þ
                            115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
149
150
151
152
153
                                                                                                                    @(posedge CLOCK_50);
@(posedge CLOCK_50);
@(posedge CLOCK_50);
                             reset <= 1;
reset <= 0;
                      $stop;
end
158
             endmodule
```

2) Display

```
// Xuanchang Hu
// 01/20/2023
// EE 371
           // Lab6 Task2
           // display can display the number on the 6 HEX displays. It takes address as // input_and hex as output.
           timescale 1 ps / 1 ps
module display(address, hex);
input logic [3:0] address;
output logic [6:0] hex;
  8
 10
11
12
       //HEx correspond to different number
□ always_comb begin
□ case (address)
13
14
15
16
17
18
                 0: hex = 7'b1000000;
1: hex = 7'b1111001;
2: hex = 7'b0100100;
                2: hex = 7'b0100100;

3: hex = 7'b0110000;

4: hex = 7'b0011001;

5: hex = 7'b0010010;

6: hex = 7'b0000010;

7: hex = 7'b1111000;

8: hex = 7'b0000000;

9: hex = 7'b00010000;

10: hex = 7'b0001000; //A

11: hex = 7'b0000111; //b

12: hex = 7'b1000110; //C

13: hex = 7'b0100001; //d

14: hex = 7'b0000110; //e

15: hex = 7'b0000110; //F

endcase
endcase
             end
           endmodule
            // display_testbench tests all cases of number
          module display_testbench();
  logic [3:0] address;
  logic [6:0] hex;
40
41
42
43
44
45
                  display dut(.address, .hex);
46
                  initial begin
       #10; //4
#10; //1
#10; //2
#10; //3
#10; //5
#10; //6
                        address = 4'b0100;
address = 4'b0001;
47
48
49
                        address = 4'b0010;
                        address = 4'b0011;
address = 4'b0101;
50
51
52
53
54
55
                        address = 4'b0110;
                                                                       #10; //7
#10; //8
#10; //9
                        address = 4'b0111;
                        address = 4'b1000;
                        address = 4'b1001;
56
57
58
                                                                       #10; //10
                        address = 4'b1010;
                        $stop();
                  end
59
60
           endmodule
```

3) Counter

```
//Xuanchang Hu
      //03/13/2023
 3
      //EE 371
//Lab6 task2
 4
      // This moudle will cycle between 0 and 7
 6
7
      timescale 1 ps / 1 ps
module counter(clk, reset, out);
 8
          input logic clk, reset;
10
          output logic [2:0] out;
11
          // When reset, number is 0. Otherwise, number cycle from 0 to 7.
12
         always_ff @(posedge clk) begin
if (reset) begin
13
    14
    15
                out \leftarrow 0;
16
17
18
             end else begin
                 if (out < 7) begin
    out <= out + 1;
end else begin // restart counter</pre>
out \leq 0;
                 end
             end
         end
      endmodule
      // It tests cases of number cycle from 0 to 7 and reset.
      module counter_testbench();
         logic clk, reset;
logic [2:0] out;
         counter dut1(.clk, .reset, .out);
         parameter clock_period = 100;
          initial begin
             clk <= 0;
             forever #(clock_period / 2) clk <= ~clk;</pre>
         end
            //
41
42
43
    initial begin
                                         @(posedge clk);
@(posedge clk); // counter starts counting
                reset <= 1;
               reset <= 0;
@(posedge clk);
44
45
46
               @(posedge clk);
                @(posedge clk);
47
48
                @(posedge clk);
                @(posedge clk);
49
50
                @(posedge clk);
51
52
53
                @(posedge clk);
                @(posedge clk);
@(posedge clk);
54
55
56
57
58
                @(posedge clk);
                reset <= 1;
                                          @(posedge c]k); //reset
                                          @(posedge c1k);
                reset <= 0;
                @(posedge clk);
59
                $stop;
60
          end
61
62
      endmodule
63
```

4) Ram8x16

```
//Xuanchang Hu
//03/13/2023
//EE 371
       //Lab6 task2
        // megafunction wizard: %RAM: 2-PORT%
       // GENERATION: STANDARD
// VERSION: WM1.0
       // MODULE: altsyncram
10
11
         // File Name: ram8x16.v
// Megafunction Name(s):
12
14
15
                           altsyncram
       16
17
19
20
21
22
23
24
25
26
27
       // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
        \frac{1}{1} 17.0.0 Build 595 04/25/2017 SJ Lite Edition
       //Copyright (C) 2017 Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions
//and other software and tools, and its AMPP partner logic
//functions, and any output files from any of the foregoing
//(including device programming or simulation files), and any
//associated documentation or information are expressly subject
28
29
30
31
32
        //to the terms and conditions of the Intel Program License
       //Subscription Agreement, the Intel Quartus Prime License Agreement, //the Intel MegaCore Function License Agreement, or other //applicable license agreement, including, without limitation, //that your use is for the sole purpose of programming logic
35
36
37
       //devices manufactured by Intel and sold by Intel or its
//authorized distributors. Please refer to the applicable
38
39
       //agreement for further details.
40
       // synopsys translate_off
timescale 1 ps / 1 ps
// synopsys translate_on
41
42
43
44
        //This module can store the data of maximum cars. The input address is the hour.
       // read address is also the hour from counter. data and q are maximum number of cars
```

```
47
48
                 ⊟module ram8x16 (
                                    clock,
                                     data,
   50
51
                                      rdaddress,
                                    wraddress.
   52
53
54
55
56
57
58
59
60
                                    wren,
                                    input clock;
input [3:0] data;
input [2:0] rdaddress;
input [2:0] wraddress;
                           input wren;
output [3:0] q;
ifndef ALTERA_RESERVED_QIS
   612636465667686771727374577881
                         // synopsys translate_off
                            endif
                                    tri1
                                                                     clock;
                            triO wren;
ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
                                    wire [3:0] sub_wire0;
wire [3:0] q = sub_wire0[3:0];
                                                                       am altsyncram_component
.address_a (wraddress),
.address_b (rdaddress),
.clock0 (clock),
.data_a (data),
.wren_a (wren),
.aclr0 (1'b0),
.aclr1 (1'b0),
.aclr1 (1'b0),
.addressstall_a (1'b0),
.addressstall_b (1'b0),
.byteena_a (1'b1),
.byteena_b (1'b1),
.clock1 (1'b1),
.clocken0 (1'b1),
.clocken0 (1'b1),
.clocken1 (1'b1),
.clocken3 (1'b1),
.clocken3 (1'b1),
.clocken3 (1'b1),
.clocken4 (4{1'b1}}),
.eccstatus (),
.q_a (),
                                    altsyncram altsyncram_component (
   82
83
84
   85
86
87
88
   89
90
   91
92
                                                                       .q_a (),
.rden_a (1'b1),
.rden_b (1'b1),
.wren_b (1'b0));
   93
94
   96
97
                                    defparam
                                               Fparam
    altsyncram_component.address_aclr_b = "NONE",
    altsyncram_component.address_reg_b = "CLOCKO",
    altsyncram_component.clock_enable_input_a = "BYPASS",
    altsyncram_component.clock_enable_input_b = "BYPASS",
    altsyncram_component.clock_enable_output_b = "BYPASS",
    altsyncram_component.intended_device_family = "Cyclone V",
    altsyncram_component.lpm_type = "altsyncram",
    altsyncram_component.numwords_a = 8,
    altsyncram_component.numwords_b = 8.
   98
99
101
102
103
104
105
                                               altsyncram_component.numwords_a = 8,
altsyncram_component.numwords_b = 8,
altsyncram_component.operation_mode = "DUAL_PORT",
altsyncram_component.outdata_aclr_b = "NONE",
altsyncram_component.outdata_reg_b = "CLOCKO",
altsyncram_component.power_up_uninitialized = "FALSE",
altsyncram_component.ram_block_type = "M1OK",
altsyncram_component.read_during_write_mode_mixed_ports = "DONT_CARE",
altsyncram_component.widthad_a = 3,
altsyncram_component.widthad_b = 3,
106
107
108
109
111
113
114
                                                altsyncram_component.widthad_a = 3,
altsyncram_component.widthad_b = 3,
                                                altsyncram_component.width_a = 4,
altsyncram_component.width_b = 4,
altsyncram_component.width_byteena_a = 1;
116
117
118
119
                        endmodule
121
123
124
125
126
                         // CNX file retrieval info
                       // Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "O"
// Retrieval info: PRIVATE: ADDRESSSTALL_B NUMERIC "O"
// Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "O"
// Retrieval info: PRIVATE: BYTEENA_ACLR_B NUMERIC "O"
// Retrieval info: PRIVATE: BYTE_ENABLE_A NUMERIC "O"
// Retrieval info: PRIVATE: BYTE_ENABLE_B NUMERIC "O"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "O"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "S"
// Retrieval info: PRIVATE: BIANKMEMORY NUMERIC "I"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "O"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "O"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_B NUMERIC "O"
128
129
130
131
133
134
                      // Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "O"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_B NUMERIC "O"
// Retrieval info: PRIVATE: CLRdata NUMERIC "O"
// Retrieval info: PRIVATE: CLRd NUMERIC "O"
135
136
```

```
5) Fsm
             //Xuanchang Hu
//03/13/2023
//EE 371
//Lab6 task2
   3
4
5
6
7
8
            timescale 1 ps / 1 ps
// fsm takes enter, exit, increaseTime as input, output hours and endDay.
// If increaseTime, the state will move to next hour. Each state from s1 to s7 represent an hour.
// When state is sDisplay, hour is still 7, endDay will changes from 0 to 1. Only reset
// can fsm start over.
module fsm(clk, reset, enter, exit, increaseTime, hours, endDay);
   input logic clk, reset, enter, exit, increaseTime;
10
output logic [2:0] hours;
output logic endDay;
                  // Setting 10 states to track cars at each hour
enum {none, s1, s2, s3, s4, s5, s6, s7, s8, sDisplay} ps, ns;
                           // If increaseTime, the state will move to next state. If reset,
// state will be none. Each state from s1 to s7 represent an hour
// Before sDisplay, endDay is 0. When at sDisplay state, ednDisplay is 1.
always_comb begin
    case (ps)
    none: begin
    hours = 0;
         endDay = 0;
                                                            ns = s1;
end
                                           s1: begin
hours = 0;
endDay = 0;
if (increaseTime)
    ns = s2;
else
          ₽
                                                       else
                                                       ns = s1;
end
                                           s2: begin
hours = 1;
endDay = 0;
if (increaseTime)
         ė
                                                           ns = s3;
748901234567890123456678901234567777777888888888999
                                                  else
ns = s2;
                                                  end
                                        s3: begin
                                                 hours = 2;
endDay = 0;
if (increaseTime)
ns = s4;
                                                  else
ns = s3;
                                                  end
                                       s4: begin
hours = 3;
endDay = 0;
if (increaseTime)
    ns = s5;
else
                                                  ns = ss;
else
ns = s4;
end
                                       s5: begin
hours = 4;
endDay = 0;
if (increaseTime)
ns = s6;
                                                  ns = s6;
else
ns = s5;
end
                                       s6: begin
hours = 5;
endDay = 0;
if (increaseTime)
    ns = s7;
else
                                                  else
                                                  ns = s6;
end |
```

6) Datapath

s7: begin
hours = 6;
endDay = 0;
if (increaseTime)
 ns = s8;

```
//Xuanchang Hu
//03/13/2023
//EE 371
                 //Lab6 task2
                // the datapath takes clk, reset, enter, exit, hours as input. And it output
// number of cars, maximum number of cars, rushHour, endHour noRush, noEnd.
// When enter, number and maxCar increases by 1. When exit, number decreases
// by 1. When number is first 3. rushHour is current hour. When number changes
// from 3 to 0, endHour is current hour.
    6
timescale 1 ps / 1 ps
module datapath (clk, reset, enter, exit, hours, num, maxCar, rushHour, endHour, noRush, noEnd);
input logic clk, reset, enter, exit;
input logic [2:0] hours;
                        output logic [1:0] num;
output logic [3:0] maxCar;
output logic [2:0] rushHour, endHour;
output logic noRush, noEnd;
                         logic rush;
                         assign noRush = ~rush;
                        When reset, number and maxCar are both 0. When enter, number and maxCar increases by 1. When exit, number decreases
                     when enter, number can
by 1.
always_ff @(posedge clk) begin
    if (reset) begin
    num <= 0;
    maxCar <= 0;
end else begin
    if (enter && (num < 3)) begin
    num <= num + 1;
    maxCar <= maxCar + 1;
end</pre>
                                                          if (exit && (num > 0)) begin
  num <= num - 1;
end</pre>
47849
55555555555666634566777777777788823456788999912
                                            end
                           end
                    end
// when reset, rushHour, endHour, rush are 0. noEnd is 1.
// when number is first 3 and rush is 0, rush will become 1 and
// rushHour will be the current hour.
// If rush is 1, noEnd is 1 and number become 0. That means rushHour ends.
// So endHour is current hour.
always_ff @(posedge clk) begin
    if (reset) begin
        rushHour <= 0;
        endHour <= 0;
        rush <= 0;
        noEnd <= 1;
    end else begin
    if ((rush == 0) && (num == 3)) begin
        rushHour <= hours;
    end</pre>
                                                 if ((rush == 1) && (noEnd == 1) && (num == 0)) begin
   noEnd <= 0;
   endHour <= hours;
end</pre>
             endmodule
             // It tests cases of enter, exit cars. I also tests the case when parking is full and reset parking.
// when enter, number increases by 1. When exit, number decreases by 1. When number is first 3,
// rushHour is the current hour. When number changes from 3 to 0, the endHour is current hour.|
module datapath_testbench();
                    logic clk, reset, enter, exit;
logic [2:0] hours;
                     logic [1:0] num;
logic [3:0] maxCar;
logic [2:0] rushHour, endHour;
                     logic noRush, noEnd:
                     logic rush;
```

```
93
94
95
96
                                                                    parameter clock_period = 100;
  97
98
99
100
                               initial begin
                                                                                          clk <= 0;
forever #(clock_period / 2) clk <= ~clk;
  101
                                                                                                 reset <= 1;
reset <= 0;
enter <= 0; exit <= 0;
hours <= 0; @(posedge clk);
hours <= 0;
enter <= 1; exit <= 0;
hours <= 0;
enter <= 1; exit <= 0;
hours <= 0;
enter <= 1; exit <= 0;
@(posedge clk);
hours <= 0;
enter <= 1; exit <= 0;
@(posedge clk);
hours <= 0;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 1;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 1;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 1;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 1;
enter <= 0;
exit <= 1;
@(posedge clk);
hours <= 1;
enter <= 0;
exit <= 1;
@(posedge clk);
hours <= 2;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 2;
enter <= 1;
exit <= 0;
@(posedge clk);
hours <= 2;
enter <= 1;
exit <= 0;
@(posedge clk);
hours <= 2;
enter <= 1;
exit <= 0;
@(posedge clk);
hours <= 3;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 3;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 3;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 3;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 4;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 4;
enter <= 0;
exit <= 1;
@(posedge clk);
hours <= 4;
enter <= 0;
exit <= 1;
@(posedge clk);
hours <= 4;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 5;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 5;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 5;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 6;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 6;
enter <= 0;
exit <= 1;
@(posedge clk);
hours <= 6;
enter <= 0;
exit <= 1;
@(posedge clk);
hours <= 6;
enter <= 0;
exit <= 1;
@(posedge clk);
hours <= 6;
enter <= 0;
exit <= 1;
@(posedge clk);
hours <= 6;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 7;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 7;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 7;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 7;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 7;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 7;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 7;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 7;
enter <= 0;
exit <= 0;
@(posedge clk);
hours <= 7;
en
  103
                                 initial begin
  104
  105
 106
107
 108
109
  110
 112
113
  114
  116
 117
118
  119
  120
 121
122
123
 126
127
 130
131
  132
135
136
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 // Hour display
 137
                                                                                              hours <= 7; enter <= 0; exit <= 0; @(posedge clk);
hours <= 7; enter <= 0; exit <= 0; @(posedge clk);
reset <= 1; hours <= 0; @(posedge clk);
reset <= 0; @(posedge clk);
@(posedge clk);
138
139
140
141
142
143
144
145
                                                                                               $stop:
                                                              end
146
                                 endmodule
```

7)Control

```
//Xuanchang Hu
//03/13/2023
//EE 371
          //Lab6 task2
     `timescale 1 ps / 1 ps
// This module is to control the parking counter. It takes clk, reset, enter, exit
// increaseTime as input, output HEX anb whether parking full. It combines all the other submodules
// to implement the parking system.

| module control (clk, reset, enter, exit, increaseTime,
| num, HEXO, HEX1, HEX2, HEX3, HEX4, HEX5, full);
 6
input logic clk, reset, enter, exit, increaseTime;
                output logic [1:0] num;
output logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
output logic full;
                logic [2:0] hours;
logic [3:0] maxCar;
logic [2:0] rushHour, endHour;
logic [2:0] out;
                 logic endDay;
                logic [3:0] maxOut;
logic [6:0] cars, dayTime, outNum, carNum, rushTime, endTime;
logic noRush, noEnd;
                assign full = (num == 3);
                 // Clock divider setup
logic [31:0] div_clk;
                       The clock divider can decreases the clock speed in simulation.
                //It takes clk as input and output divider clock.
clock_divider clkdivide (.clock(clk), .divided_clocks(div_clk));
                logic clkSelect;
parameter whichClock = 25; // 0.75 Hz clock
                assign clkSelect = clk; // for simulation
//assign clkSelect = div_clk[whichClock]; // for board
                // finite state machines, it can output hours to show time
                 fsm statemachine(.clk(clkSelect), .reset, .enter, .exit, .increaseTime, .hours, .endDay);
// counter that cycle between 0-7
counter cycle(.clk(clkSelect), .reset, .out);
                 // It can stores the max value of cars at each hour ram8x16 ram(.clock(clkSelect), .data(maxCar), .rdaddress(out), .wraddress(hours), .wren(1'b1), .q(maxOut));
                 display h5(.address({1'b0, hours}), .hex(dayTime)); // HEX that show daytime display ca(.address({2'b0, num}), .hex(cars)); // HEX that show number of cars display rushTim(.address({1'b0, rushHour}), .hex(rushTime)); // HEX that show rush time display endTim(.address({1'b0, endHour}), .hex(endTime)); // HEX that show end of rush time display outNu(.address({1'b0, out}), .hex(outNum)); // HEX that show address counter number display carNu(.address(maxOut), .hex(carNum)); // HEX that show max number of cars in ram
               It can change HEx output based on different conditions. When in the work time(endDay == 0)
HEX5 shows the hours during 8 hour work time. When thr number of cars are 3, HEX3 to 0 shows FULL.
Otherwise, HEX0 shows the number of cars. After the end of work day(endDay == 1),
the HEX3 to 2 will shows the rushhour and endHour. HEX1 will show the address(Hour)
and HEX0 will show the maximum cars.
always comb hearin
                and HEXO will show the maximum cars.

always_comb begin

if (endDay == 0) begin //If day not end

if (num == 3) begin

HEXS = dayTime; //hour

HEX4 = 7'b1111111; //blank

HEX3 = 7'b0001110; // F

HEX2 = 7'b1000011; // L

HEX0 = 7'b1000111; // L

end else begin

HEX5 = dayTime; //hour
       d else begin

HEX5 = dayTime;

HEX4 = 7'b1111111;

HEX3 = 7'b1111111;

HEX2 = 7'b1111111;

HEX1 = 7'b1111111;
                                                                              //hour
                                     HEXO = cars;
                                                                              //number of cars
                       end
end else begin
if (noRush) begin
90
                                                                       //If day ends
91
```

```
HEX4 = 7'b0111111; //show rush time
  93
94
95
96
97
98
99
                                        end else begin
HEX4 = rushTime;
                                       if (noEnd) begin
  HEX3 = 7'b0111111;
end else begin
                                                                                                    //show end of rush time
            100
101
102
                                                HEX3 = endTime;
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
                                       HEX2 = outNum;

HEX1 = carNum;

HEX5 = 7'b1111111;

HEX0 = 7'b1111111;
                                                                                                      // Show address
//show maximum number of cars
                                end
                endmodule
               // It tests cases of enter, exit cars. I also tests the case when parking is full and reset parking.
// HEX5 shows the hours during 8 hour work time. When the number of cars are 3, HEX3 to 0 shows FULL.
// Otherwise, HEX0 shows the number of cars. After the end of work day, the HEX3 to 2 will shows
// the rushhour and endHour. HEX1 will show the address(Hour) and HEX0 will show the maximum cars.
module control_testbench();
  logic clk, reset, enter, exit, increaseTime;
120
121
122
123
124
125
126
127
                        logic [1:0] num;
logic [6:0] HEXO, HEX1, HEX2, HEX3, HEX4, HEX5;
logic full;
128
129
130
131
132
133
134
135
136
                       //just logics
logic [2:0] hours;
logic [6:0] maxCar;
logic [2:0] rushHour, endHour;
logic [2:0] out;
logic endDay;
137
138
                        logic [3:0] maxOut; logic [6:0] cars, dayTime, outNum, carNum, rushTime, endTime;
```

```
139
             logic noRush, noEnd;
140
             141 ⊟
142
143
144
               parameter clock_period = 100;
145
                initial begin
146
      clk <= 0:
147
                     forever #(clock_period / 2) clk <= ~clk;</pre>
148
149
150
151
                initial begin
152
                    153
154
                                                                                   @(posedge clk); // Hour 1
                    increaseTime <= 0; enter <= 1; exit <= 0;
increaseTime <= 0; enter <= 1; exit <= 0;
increaseTime <= 0; enter <= 0; exit <= 0;</pre>
155
156
                                                                                   @(posedge clk):
157
                                                                                   @(posedge clk);
                    increaseTime <= 1; enter <= 0; exit <= 0;
increaseTime <= 0; enter <= 0; exit <= 1;</pre>
158
                                                                                   @(posedge clk); // Hour 2
159
                                                                                   @(posedge clk)
160
                     increaseTime <= 0; enter <= 1; exit <= 0;</pre>
                                                                                   @(posedge clk)
                    increaseTime <= 0; enter <= 0; exit <= 1;
increaseTime <= 0; enter <= 0; exit <= 0;</pre>
161
                                                                                   @(posedge clk)
                                                                                   @(posedge clk)
162
                     increaseTime <= 1;</pre>
                                               enter <= 0; exit <= 0;
enter <= 1; exit <= 0;
163
                                                                                   @(posedge clk); // Hour 3
164
                     increaseTime <= 0;</pre>
                                                                                   @(posedge clk)
165
                     increaseTime <= 0; enter <= 1; exit <= 0;</pre>
                                                                                   @(posedge clk)
                    increaseTime <= 0; enter <= 1; exit <= 0;
increaseTime <= 0; enter <= 0; exit <= 0;</pre>
166
                                                                                   @(posedge clk)
167
                                                                                   @(posedge clk)
                    increaseTime <= 1; enter <= 0; exit <= 0;
increaseTime <= 0; enter <= 0; exit <= 1;</pre>
                                                                                   @(posedge clk); // Hour 4
168
169
                                                                                   @(posedge clk)
170
                     increaseTime <= 0; enter <= 0; exit <= 1;</pre>
                                                                                   @(posedge clk);
                    increaseTime <= 1; enter <= 0; exit <= 0; increaseTime <= 0; enter <= 1; exit <= 0; enter <= 1; exit <= 0;
171
                                                                                   @(posedge clk); // Hour 5
172
                                                                                   @(posedge clk);
                    increaseTime <= 0; enter <= 0; exit <= 1;
increaseTime <= 1; enter <= 0; exit <= 0;</pre>
173
174
                                                                                   @(posedge clk)
                                                                                   @(posedge clk); // Hour 6
175
                     increaseTime <= 0; enter <= 1; exit <= 0;</pre>
                                                                                   @(posedge clk);
                    increaseTime <= 0; enter <= 1; exit <= 0; increaseTime <= 0; enter <= 0; exit <= 1;
176
                                                                                   @(posedge clk)
177
                                                                                   @(posedge clk)
                    increaseTime <= 0; enter <= 1; exit <= 0;
increaseTime <= 1; enter <= 0; exit <= 0;</pre>
178
179
                                                                                   @(posedge clk)
                                                                                   @(posedge clk); // Hour 7
180
                     increaseTime <= 0; enter <= 0; exit <= 1;</pre>
                                                                                   @(posedge clk)
                    increaseTime <= 0; enter <= 0; exit <= 1; increaseTime <= 0; enter <= 0; exit <= 1; increaseTime <= 0; enter <= 0; exit <= 1; increaseTime <= 0; enter <= 0; exit <= 1; increaseTime <= 1; enter <= 0; exit <= 0;
181
                                                                                   @(posedge clk)
182
                                                                                   @(posedge clk)
                                                                                   @(posedge clk)
183
                                                                                   @(posedge clk); // Hour 8
184
                                                                                  @(posedge clk);
@(posedge clk); // Hour display
@(posedge clk);
186
                    increaseTime <= 0; enter <= 1; exit <= 0;</pre>
                   increaseTime <= 0; enter <= 0; exit <= 0; increaseTime <= 0; enter <= 0; exit <= 0; increaseTime <= 0; enter <= 0; exit <= 0; increaseTime <= 0; enter <= 0; exit <= 0; increaseTime <= 0; enter <= 0; exit <= 0;
187
188
189
                                                                                  @(posedge clk);
190
                                                                                  @(posedge clk);
191
                    reset <= 1;
                                                                                  @(posedge clk);
192
                    reset <= 0;
                                                                                  @(posedge clk)
193
                                                                                  @(posedge clk):
194
195
                    $stop;
                end
196
197
198
199
        endmodule
```

8) clock divider