Lecture 19:

Heterogeneous Parallelism and Hardware Specialization

Parallel Computer Architecture and Programming CMU 15-418/15-618, Spring 2017

Tunes

Kanye West

Power
(My Beautiful Dark Twisted Fantasy)

"My songs address the most important architectural issues of the time."


- Kanye

I want to begin this lecture by reminding you...

That we observed in assignment 1 that a well-optimized parallel implementation of a <u>compute-bound</u> application is about 44 times faster on my quad-core laptop than the output of singlethreaded C code compiled with gcc -03.



You need to buy a computer system



4 cores

Each core has sequential performance P



Processor B 16 cores Each core has sequential performance P/2

All other components of the system are equal.

Which do you pick?

Rewrite Amdahl's law in terms of resource limits

$$\operatorname{speedup}(f,n,r) = \frac{1}{\frac{1-f}{\operatorname{perf}(r) + \frac{f}{\operatorname{perf}(r) \cdot \frac{n}{r}}}}$$
Assume perf(1) = 1


f = fraction of program that is parallelizable
n = total processing resources (e.g., transistors on a chip)
r = resources dedicated to each processing core,
(each of the n/r cores has sequential performance perf(r)

More general form of Amdahl's Law in terms of f, n, r

Two examples where n=16

$$r_A = 4$$


$$r_B = 1$$



Processor &

Progressor E.

Speedup (relative to n=1)



X-axis = r (chip with many small cores to left, fewer "fatter" cores to right)

Each line corresponds to a different workload

Each graph plots performance as resource allocation changes, but total chip
resources resources kept the same (constant n per graph)


perf(r) modeled as \sqrt{r}

Asymmetric set of processing cores

Example: n=16


One core: r = 4

Other 12 cores: r = 1




Speedup (relative to n=1)

(Sewer: Hill and Harty 00)



X-axis for symmetric architectures gives r for all cores (many small cores to left, few "fat" cores to right)



X-axis for asymmetric architectures gives r for the single "fat" core (assume rest of cores are r = 1)

Heterogeneous processing

Observation: most "real world" applications have complex workload characteristics *

They have components that can be widely parallelized.

And components that are difficult to parallelize.

They have components that are amenable to wide SIMD execution.

And components that are not. (divergent control flow)

They have components with predictable data access


And components with unpredictable access, but those accesses might cache well.

Idea: the most efficient processor is a heterogeneous mixture of resources ("use the most efficient tool for the job")

[&]quot;You will likely make a similar observation during your projects

Example: Intel "Skylake" (2015)


(6th Generation Core i7 architecture)




- CPU cores and graphics cores share same memory system
- Also share LLC (L3 cache)
 - Enables, low-latency, highbandwidth communication between CPU and integrated GPU
- Graphics cores are cache coherent with CPU cores

More heterogeneity: add discrete GPU

Keep discrete (power hungry) GPU unless needed for graphics-intensive applications. Use integrated, low power graphics for basic graphics/window manager/UI




15in Macbook Pro 2011 (two GPUs)




From iffait.com teardown

Mobile heterogeneous processors



One Maxwell SMM (256 "CUDA" cores):



Apple A9 Dual Core 64 bit CPU GPU PowerVR GT6700 (6 "core") GPU

Supercomputers use heterogeneous processing

Los Alamos National Laboratory: "Roadrunner"

Fastest US supercomputer in 2008, first to break Petaflop barrier: 1.7 PFLOPS

Unique at the time due to use of two types of processing elements

(IBM's Cell processor served as "accelerator" to achieve desired compute density)

- 6,480 AMD Opteron dual-core CPUs (12,960 cores)
- 12,970 IBM Cell Processors (1 CPU + 8 accelerator cores per Cell = 116,640 cores)
- 2.4 MWatt (about 2,400 average US homes)



GPU-accelerated supercomputing

- Oak Ridge Titan (world's #3)
- 18,688 AMD Opteron 16-core CPUs
- 18,688 NVIDIA Tesla K20X GPUs
- 710 TB RAM




- Estimated machine cost \$97M
- Estimated annual power/operating cost: ~ \$9M *

* Source: NPI

Intel Xeon Phi (Knights Landing)

- 72 "simple" x86 cores (1.1 Ghz, derived from Intel Atom)
- 16-wide vector instructions (AVX-512), four threads per core
- Targeted as an accelerator for supercomputing applications



Heterogeneous architectures for supercomputing

	iop500.org Fall 2016 ran tim		Carea	Street S	Epout. (TFing/s)	Freetr SWI	
	Hammer Supercompanies Committee Work China	Barreny Technicipie - Surrang MPE, Surrang SWINGER SAID S. Alliera, Surrang NADPG	13,444,000	43.01£4	121,011	16,271	NEPRLOPS, 15.3 Millar (NOTE MPLOPS/W)
	Hartonia Super Demputor Corrier to Scienzaffen (Dina	Current See St.	3,139,000	30,842.7	54,700.4	77,808	34 PSLOPS, 17.8 MWar (1910 MFLOPS/W)
	DOSCING Margar Reliand Lateratory United States	Filips - Circle SOLT - Episcone of Chi. 1 kG 1. 3000004, Circle Source Communication of Chi. 6.2014 Circle Soc.	GPU DIOLAND	17,090.0	27,718.9	6.2(9	18 PFLOPS, 8.2 MWW10 (2145 MFLOPS/W)
•	COSCNESSIONAL LINE United States	Debate - Sturfary/S, FrancisCC NC 130 SN, Switze SM	1,972,864	17,179.3	26,132,7	7,800	
	DODGE STATE OF THE	Day - Day Kind, Investigate Pric 7/58-580. 1,4049, Artes Internament Day Inc.	622,336	14,914.7	27,966.7	3,999	
	James Carrier for Adhesis and Intight Plantamoranian Company Japan	Conference PACS - PROVIDED TOTALD MIT STORY Value Pro-7250-260 1 Address Story Story Factor Factory	556,184	13.354.6	36,915.5	EPH	
	MIREN Editorical fractions for Computational Science (ACS) Appen	e computer, Scholingus atting 3 billing, Sulve empressed Fightee	705,024	18,319.0	11,380.4	12,44E	
	Date National Departmenting Dates (DICS) Detailed	Phythetical - Christ ACDIC, Kenter JS, Salabut ACDIC College (School of College College (School of College Col	264,706 9	1,779.0	15,746.0	134	CMS 15-419/418, Spring 2

Green500: most energy efficient supercomputers

Efficiency metric: effective MFLOPS per Watt

Green555 Bank	HFLOPS/W	Site	System	Total Power(kW)
t	8442.1	A2:1 AVIDIA Corporation NYIDIA DOX-1, Xeon E3-DERNA 200 3.20Hz, Antonianoù EDR NYIDIA Tenta		349.3
2	7453.5	Swoo National Supercomputing Centre ICSCSI	Cray XCSG, Xeum £5-2650v3 12C 2 4GHz, Aries interconnect NVECIA Sessa P150	DII.
2	6472,8	Advenced Center for Computing and Communication, RIKEN	ZettaScalar-1.A, Rem ES-2818Lx3.8C 2.30Hz, Infinitional FDR, PEZY-5Chys.	150.4
4	A0\$1.3I	National Supercomputing Center in Wue	Survey MPP, Survey SW24010 240C 1.456Hz, Survey	15371
	9864.3	Fujtse Sechnology Solutions GmbH	PRIMEROY CRISSO MT THOSE RADIO PRICED SEC 1 30Hz, Intel Owner-Parts	17
	4983.7	Jane Denter for Advanced High Performance Computing	ARC 1.45Hz. HINK Densi-Park.	2718.7
7	A465.0	DOE/SC/Argume National Laboratory	Cray XCAII Presi Xeon Phi 1330 4C 1.5GHz, Aries interconnect	1087
	a112,1	Stanford Research Computing Center	Grey CS-Storm, Intel Kean ES-2680v2 10C 2 8GHz, Infortunal FDR North KSC	110
9)	400LR	Academic Center for Computing and Media Studies (ACCMS), Wysta University	Cray XCAC Intel Xean Phi 7250 GRC 1.45Hz; Arkes intercohnect	748.1
in	3634.6	Thornes Jefferson National Accelerator Facility	HOLDweler met Keen Phy 7239 842. 1 30Hz, Mar Drovi-Parts	101

ARM-based supercomputers

- Observation: the heavy lifting in supercomputing applications is the data-parallel part of workload
 - Less need for "beefy" sequential performance cores
- Idea: build supercomputer out of power-efficient building blocks
 - ARM CPUs (for control/scheduling) + GPU cores or wide SIMD engines (serving as the primary compute engine)
- Montblanc: 64-bit ARM supercomputer (Barcelona Supercomputing Center)
 - www.montblanc-project.eu
- Fijitsu's new Petaflop-scale supercomputer (Post-K) based on ARMv8 (2020)

Also, although not a supercomputer, but Qualcomm announced an ARM-based server platform in December 2016 (48-core Centriq 2400)


Energy-constrained computing

- Supercomputers are energy constrained
 - Due to shear scale
 - Overall cost to operate (power for machine and for cooling)
- Datacenters are energy constrained
 - Reduce cost of cooling
 - Reduce physical space requirements
- Mobile devices are energy constrained
 - Limited battery life
 - Heat dissipation

Energy-constrained computing

Limits on chip power consumption

- General mobile processing rule: the longer a task runs the less power it can use
 - Processor's power consumption is limited by heat generated (efficiency is required for more than just maximizing battery life)



Mobile: benefits of increasing efficiency

- Run faster for a fixed period of time
 - Run at higher clock, use more cores (reduce latency of critical task)
 - Do more at once
- Run at a fixed level of performance for longer
 - e.g., video playback, health apps
 - Achieve "always-on" functionality that was previously impossible





iPhone: Siri activated by button press or holding phone up to ear



Amazon Echo / Google Home Always listening



Google Glass: ~40 min recording per charge (nowhere near "always on")

Modern computing: efficiency often matters more than in the past, not less

Fourth, there's battery life.

To achieve long battery life when playing video, mobile devices must decode the video in hardware; decoding it in software uses too much power. Many of the chips used in modern mobile devices contain a decoder called H.264 - an industry standard that is used in every Blu-ray DVD player and has been adopted by Apple, Google (YouTube), Vimeo, Netflix and many other companies.

Although Flash has recently added support for H.264, the video on almost all Flash websites currently requires an older generation decoder that is not implemented in mobile chips and must be run in software. The difference is striking: on an iPhone, for example, H.264 videos play for up to 10 hours, while videos decoded in software play for less than 5 hours before the battery is fully drained.

When websites re-encode their videos using H.264, they can offer them without using Flash at all. They play perfectly in browsers like Apple's Safari and Google's Chrome without any plugins whatsoever, and look great on iPhones, iPods and iPads.

Steve Jobs' "Thoughts on Flash", 2010

http://www.apple.com/hotnews/thoughts-on-flash/

Pursuing highly efficient processing...
(specializing hardware beyond just parallel CPUs and GPUs)

Efficiency benefits of compute specialization


- Rules of thumb: compared to high-quality C code on CPU...
- Throughput-maximized processor architectures: e.g., GPU cores
 - Approximately 10x improvement in perf / watt
 - Assuming code maps well to wide data-parallel execution and is compute bound
- Fixed-function ASIC ("application-specific integrated circuit")
 - Can approach 100-1000x or greater improvement in perf/watt
 - Assuming code is compute bound and is not floating-point math

Wait... this entire class we've been talking about making efficient use out of multi-core CPUs and GPUs... and now you're telling me these platforms are "inefficient"?


Why is a "general-purpose processor" so inefficient?

Consider the complexity of executing an instruction on a modern processor...


Review question:
How does SIMD execution reduce overhead of certain types of computations?
What properties must these computations have?




Contrast that complexity to the circuit required to actually perform the operation




H.264 video encoding: fraction of energy consumed by different parts of instruction pipeline



FFT: throughput/energy benefits of specialization




GPU's are heterogeneous multi-core processors





Example graphics tasks performed in fixed-function HW

Rasterization: Determining what pixels a triangle overlaps



Texture mapping: Warping/filtering images to apply detail to surfaces






Geometric tessellation: computing fine-scale geometry from coarse geometry

Anton supercomputer for molecular dynamics

- Simulates time evolution of proteins
- ASIC for computing particle-particle interactions (512 of them in machine)
- Throughput-oriented subsystem for efficient fast-fourier transforms
- Custom, low-latency communication network designed for communication patterns of N-body simulations





Specialized processors for evaluating deep networks

10+ papers at top computer architecture research conferences in 2016 on the topic of ASICs or accelerators for deep learning or evaluating deep networks...

- Matterial of Salarates As will be used to be a property of the PLANTS.
- a the property ordered a legal or compromer help those of because over a section of
- · Annual value of the same that the same through the same of the s · Women Depting can be an in the formers then the same beauty transported from a 10-000
- White is written by a
- A PERSONAL PROPERTY AND ADDRESS OF THE PARTY A
- a Species of Market Announces for Honey Officials Saturbing for Licensephology House Saturbing THE R. LEWIS CO., LANSING
- Applie is based if to recomp in memory development for Record Assistant Companions in Related Second Street Streets on the Lat of Street
- Property of the case has been been been a first an arrived and the case of t




Intel Lake Crest ML accelerator (formerly Nervana)

Digital signal processors (DSPs)

Programmable, but simpler instruction stream control paths

Complex instructions (e.g., SIMD/VLIW): perform many operations per instruction



Original iPhone touchscreen controller

Separate digital signal processor to interpret raw signal from capacitive touch sensor (do not burden main CPU)





FIG. 16



Let's crack open a modern smartphone

Google Pixel Smartphone Qualcomm Snapdragon 821 processor



Multi-core ARM CPU


Video encode/decode ASIC (H.265 @ 4K)

"Hexagon"
Programmable DSP
data-parallel multi-media
processing

Multi-core GPU (30 graphics, OpenCL data-parallel compute)


> Display engine (compresses pixels for transfer to 4K screen)

Image Signal Processor (ISP)
ASIC for processing pixels off camera



FPGAs (Field Programmable Gate Arrays)


- Middle ground between an ASIC and a processor
- FPGA chip provides array of logic blocks, connected by interconnect
- Programmer-defined logic implemented directly by FGPA




學院

Specifying combinatorial logic via LUT

- Example: 6-input, 1 output LUT in Xilinx Virtex-7 FPGAs
 - Think of a LUT6 as a 64 element table





Project Catapult [Putnam et al. 15CA 2014]

- Microsoft Research investigation of use of FPGAs to accelerate datacenter workloads
- Demonstrated offload of part of Bing search's document ranking logic








1U server (Dual socket CPU + FPGA connected via PCIe bus)

Summary: choosing the right tool for the job



Challenges of heterogeneous designs:

(it's not easy to realize the potential of specialized, heterogeneous processing)

Challenges of heterogeneity

- Heterogeneous system: preferred processor for each task
- Challenge to software developer: how to map application onto a heterogeneous collection of resources?
 - Challenge: "Pick the right tool for the job": design algorithms that decompose into components that each map well to different processing components of the machine
 - The scheduling problem is more complex on a heterogeneous system.
- Challenge for hardware designer: what is the right mixture of resources?
 - Too few throughput oriented resources (lower peak throughput for parallel workloads)
 - Too few sequential processing resources (limited by sequential part of workload)
 - How much chip area should be dedicated to a specific function, like video?

Pitfalls of heterogeneous designs

(Molesar 2010)



Consider a two stage graphics pipeline:

Stage 1: rasterize triangles into pixel fragments (using ASIC)

Stage 2: compute color of fragments (on SIMD cores)


Let's say you under-provision the rasterization unit on GPU:

Chose to dedicate 1% of chip area used for rasterizer to achieve throughput T frayments/dock.

But really needed throughput of 1.2T to keep the cores busy (should have used 1.2% of chip area for rasterizer).

Now the programmable cores only run at 80% efficiency (99% of chip is idle 20% of the time = same perf as 79% smaller chip!)

So tendency is to be conservative and over-provision fixed-function components (diminishing their advantage).



Reducing energy consumption idea 1: use specialized processing

(use the right processor for the job)

Reducing energy consumption idea 2: move less data

Data movement has high energy cost

- Rule of thumb in mobile system design: always seek to reduce amount of data transferred from memory
 - Earlier in class we discussed minimizing communication to reduce stalls (poor performance).
 Now, we wish to reduce communication to reduce energy consumption
- "Ballpark" numbers (Sources: Bill Oally (NYIOU), Tom Oloon (ARM))
 - Integer op: ~1 pJ*
 - Floating point op: ~20 pJ*
 - Reading 64 bits from small local SRAM (1mm away on chip): 26 pJ
 - Reading 64 bits from low power mobile DRAM (LPDDR): ~1200 pJ 4 Suggests that recomputing values.

Implications

- Reading 10 GB/sec from memory: ~1.6 watts
- Entire power budget for mobile GPU: —1 watt (remember phone is also running CPU, display, radios, etc.)
- iPhone 6 battery: ~7 watt-hours (note: my Macbook Pro laptop: 99 watt-hour battery)
- Exploiting locality matters!!!

Suggests that recomputing values, rather than storing and releading them, is a better aroune when optimizing rode for energy efficiency!

Three trends in energy-optimized computing

Compute less!

 Computing costs energy: parallel algorithms that do more work than sequential counterparts may not be desirable even if they run faster

Specialize compute units:

- Heterogeneous processors: CPU-like cores + throughput-optimized cores (GPU-like cores)
- Fixed-function units: audio processing, "movement sensor processing" video decode/encode, image processing/computer vision?
- Specialized instructions: expanding set of AVX vector instructions, new instructions for accelerating AES encryption (AES-NI)
- Programmable soft logic: FPGAs

Reduce bandwidth requirements

- Exploit locality (restructure algorithms to reuse on-chip data as much as possible)
- Aggressive use of compression: perform extra computation to compress application data before transferring to memory (likely to see fixed-function HW to reduce overhead of general data compression/decompression)

Summary: heterogeneous processing for efficiency

- Heterogeneous parallel processing: use a mixture of computing resources that fit mixture of needs of target applications
 - Latency-optimized sequential cores, throughput-optimized parallel cores, domain-specialized fixed-function processors
 - Examples exist throughout modern computing: mobile processors, servers, supercomputers
- Traditional rule of thumb in "good system design" is to design simple, general-purpose components
 - This is not the case in emerging systems (optimized for perf/watt).
 - Today: want collection of components that meet perf requirement AND minimize energy use.
- Challenge of using these resources effectively is pushed up to the programmer
 - Current CS research challenge: how to write efficient, portable programs for emerging heterogeneous architectures?