

Digital Design and Computer Organization Laboratory

UE19CS206

3rd Semester, Academic Year 2020-21

Date: 18/11/2020

Name : Pramatha Gajanan Bhat	SRN : PES1UG19CS339	Section : F
------------------------------------	------------------------	----------------

Experiment Number:

Week # : 8

Title of the Program:

Microprocessor Control Logic – 2 : Load and jump Instructions

Code:

```
module nor5 (input wire [0:4] i, output wire o);
```

```
    wire t;
```

```
    or3 or3_0 (i[0], i[1], i[2], t);
```

```
    nor3 nor3_0 (t, i[3], i[4], o);
```

```
endmodule
```

```
module ir (input wire clk, reset, load, input wire [15:0] din, output  
wire [15:0] dout);
```

```
    dfrl dfrl_0 (clk, reset, load, din['h0], dout['h0]);
```

```
dfrl dfrl_1 (clk, reset, load, din['h1'], dout['h1']);
dfrl dfrl_2 (clk, reset, load, din['h2'], dout['h2']);
dfrl dfrl_3 (clk, reset, load, din['h3'], dout['h3']);
dfrl dfrl_4 (clk, reset, load, din['h4'], dout['h4']);
dfrl dfrl_5 (clk, reset, load, din['h5'], dout['h5']);
dfrl dfrl_6 (clk, reset, load, din['h6'], dout['h6']);
dfrl dfrl_7 (clk, reset, load, din['h7'], dout['h7']);
dfrl dfrl_8 (clk, reset, load, din['h8'], dout['h8']);
dfrl dfrl_9 (clk, reset, load, din['h9'], dout['h9']);
dfrl dfrl_a (clk, reset, load, din['ha'], dout['ha']);
dfrl dfrl_b (clk, reset, load, din['hb'], dout['hb']);
dfrl dfrl_c (clk, reset, load, din['hc'], dout['hc']);
dfrl dfrl_d (clk, reset, load, din['hd'], dout['hd']);
dfrl dfrl_e (clk, reset, load, din['he'], dout['he']);
dfrl dfrl_f (clk, reset, load, din['hf'], dout['hf']);
endmodule
```

```
module control_logic (input wire clk, reset, input wire [15:0]
cur_ins, output wire [2:0] rd_addr_a, rd_addr_b, wr_addr,
    output wire [1:0] op, output wire sel, jump, pc_inc, load_ir,
wr_reg);
```

```
// Copy your assignment 3 logic here and modify.
```

```
wire x,w,y,wr_reg1,wr_reg2,alu_ins,ld_ins,ld_ins_,f1,f0,e1,e0,e2 ;
```

```
assign rd_addr_a[0] = cur_ins[0];
```

```
assign rd_addr_a[1] = cur_ins[1];
```

```
assign rd_addr_a[2] = cur_ins[2];
```

```
assign rd_addr_b[0] = cur_ins[3];
```

```
assign rd_addr_b[1] = cur_ins[4];
```

```
assign rd_addr_b[2] = cur_ins[5];
```

```
assign wr_addr[0] = cur_ins[6];
```

```
assign wr_addr[1] = cur_ins[7];
```

```
assign wr_addr[2] = cur_ins[8];
```

```
assign op[0] = cur_ins[9];
```

```
assign op[1] = cur_ins[10];
```

```
invert in1(cur_ins[15],x);
```

```
invert in2(cur_ins[10],w);
```

```
invert in3(cur_ins[14],y);
```

```
invert in4(ld_ins,ld_ins_);
```

```
and2 a1(cur_ins[15],s,ld_ins);
```

```
nor5
```

```
n5({cur_ins[15],cur_ins[14],cur_ins[13],cur_ins[12],cur_ins[11]},alu_
ins);
```

```
and3 a2(cur_ins[14],x,e2,jump);
```

```
dfrl d1(clk,reset,1'b1,f1,e0);
and2 a3(ld_ins_,e0,e2);
and2 a4(e2,alu_ins,wr_reg1);
or2 o3(wr_reg1,wr_reg2,wr_reg);
and2 a5(e0,ld_ins,e1);
and2 a6(ld_ins,e1,wr_reg2);
```

```
nand2 n1(e1,ld_ins,sel);
```

```
dfrl d2(clk,reset,1'b1,e1,lo);
or2 o1(lo,e2,f1);
dfsl d3(clk,reset,1'b1,f1,f0);
assign load_ir = f0;
or2 o2(load_ir,e1,pc_inc);
```

```
endmodule
```

```
module mproc (input wire clk, reset, input wire [15:0] d_in, output
wire [6:0] addr, output wire [15:0] d_out);

    wire pc_inc, cout, cout_, sub, sel, sel_addr; wire [2:0] rd_addr_a,
rd_addr_b, wr_addr; wire [1:0] op; wire [8:0] _addr;

    wire [15:0] cur_ins, d_out_a, d_out_b;
```

```
and2 and2_0 (jump, cout, sub);

pc pc_0 (clk, reset, pc_inc, 1'b0, sub, {8'b0, cur_ins[7:0]}, {_addr,
addr});

ir ir_0 (clk, reset, load_ir, d_in, cur_ins);

control_logic control_logic_0 (clk, reset, cur_ins, rd_addr_a,
rd_addr_b, wr_addr, op, sel, jump, pc_inc, load_ir, wr_reg);

reg_alu reg_alu_0 (clk, reset, sel, wr_reg, op, rd_addr_a,
rd_addr_b, wr_addr, d_in, d_out_a, d_out_b, cout);

assign d_out = d_out_a;

endmodule
```

Output waveform

```

graph TD
    tb --> mproc_mem_0
    mproc_mem_0 --> mproc_0
    mproc_0 --> and2_0
    and2_0 --> control_logic_0
    control_logic_0 --> ir_0
    ir_0 --> pc_0
    pc_0 --> reg_alu_0
    reg_alu_0 --> alu_0
    alu_0 --> dfr1_0
    dfr1_0 --> mux2_16_0
    mux2_16_0 --> reg_file_0
    reg_file_0 --> demux8_0
    demux8_0 --> dfr1_16_0
    dfr1_16_0 --> #1_16_1

```

Type	Signals
wire	clk
wire	d_in[0:15]
wire	d_out_a[0:15]
wire	d_out_b[0:15]
wire	dout_0[0:15]
wire	dout_1[0:15]
wire	dout_2[0:15]
wire	dout_3[0:15]
wire	dout_4[0:15]
wire	dout_5[0:15]
wire	dout_6[0:15]
wire	dout_7[0:15]
wire	load[0:7]
wire	rd_addr_a[0:2]
wire	rd_addr_b[0:2]
wire	reset
wire	wr
wire	wr_addr[0:2]

Filter:

Append Insert Replace

```
Time      clk=1
          d_in[0:15]=17
          d_out_a[0:15]=18
          d_out_b[0:15]=1
          dout_0[0:15]=1
          dout_1[0:15]=8
          dout_2[0:15]=5
          dout_3[0:15]=0
          dout_4[0:15]=18
          dout_5[0:15]=0
          dout_6[0:15]=8
          dout_7[0:15]=0
          load[0:7]=8
          rd_addr_a[0:2]=1
          rd_addr_b[0:2]=0
          reset=0
          wr=1
          wr_addr[0:2]=1
```

