

# PALLA TARUN TEJA

📞 6301612514 ✉ [pallatarunteja333@gmail.com](mailto:pallatarunteja333@gmail.com) 🌐 [github.com/PALLATARUNTEJA](https://github.com/PALLATARUNTEJA)

## 1 PROFESSIONAL SUMMARY

---

Eager to apply theoretical knowledge and technical skills to contribute effectively to AI and software development initiatives. Possesses a strong aptitude for problem-solving and a willingness to learn and adapt to new technologies. Passionate about exploring AI/ML applications and leveraging my experience in Python and algorithm implementation to solve real-world challenges.

## 2 EDUCATION

---

### Bapatla Engineering College, Bapatla

*Bachelor of Technology in Electronics and Communication Engineering*

**Nov 2021 – Pursuing**

*CGPA: 7.25*

### Sri Chaitanya Junior College, Vishakapatnam

*Board of Intermediate, Andhra Pradesh*

**Jun 2019 – Mar 2021**

*Percentage: 83*

## 3 SKILLS

---

**Languages:** HTML, CSS, JavaScript, Python

**Frameworks:** Bootstrap, React.js

**Developer Tools:** Power BI, VS Code

**Soft Skills:** English, Telugu, Hindi

## 4 PROJECTS

---

### Haze-Robust Number Plate Detection System

- Developed a system to detect and recognize number plates in hazy environments using YOLOv8 for detection, PaddleOCR for text recognition, and Dark Channel Prior for image dehazing.
- Built a responsive frontend using React.js and managed backend operations with Flask.

### Tic Tac Toe Game

- Created a simple Tic Tac Toe game using HTML, CSS, and JavaScript, showcasing DOM manipulation and game logic implementation.

### Amazon UI Clone

- Designed a clone of Amazon's UI using HTML and CSS, demonstrating strong front-end development skills.

## 5 INTERNSHIPS

---

### Sri Shasha Prayathi Technologies Pvt Ltd

**May 2023 – Jun 2023**

*VLSI Signal Processing (Online)*

- Studied digital signal processing algorithms and implemented them using VLSI methodologies.
- Designed a 4:1 multiplexer.

### Bist Technologies Pvt Ltd

**May 2024 – Jun 2024**

*VLSI Design for Testability (Online)*

- Acquired knowledge of the ASIC design process and designed a 4-bit Arithmetic Logic Unit (ALU) using Verilog HDL.

## 6 EXTRA CURRICULARS

---

Holder of NCC 'B' and 'C' Certificates.

Participated in dance activities within the TEAM CCA student organization.

## 7 DECLARATION

---

I hereby declare that all the information furnished above is true and correct to the best of my knowledge.