# Analysis of Soft Error Rate in Flip-Flops and Scannable Latches

R. Ramanarayanan, V. Degalahal, N. Vijaykrishnan, M. J. Irwin and D. Duarte Microsystems Design Laboratory Pennsylvania State University, PA 16802

Abstract—Soft the critical charge by increasing the gate capacitance while errors are gaining importance as technology scales. Flip-flops, an important component of pipelined architectures, are becoming more susceptible to soft errors. This work analyzes soft error rates on a variety of flip-flops. The analysis was performed by implementing and simulating the various designs in 70 nm, 1V CMOS technology. First, we evaluate the critical charge for the susceptible nodes in each design. Further, we implement two hardening techniques and present the results. One attempts to increase the other improves the overall robustness of the circuit by replicating the master stage of the master slave flip-flops, which leads to reduced power and area overhead.

#### I. INTRODUCTION

Soft errors pose a major challenge for the continued scaling of CMOS circuits. They result due to the excess charge carriers induced primarily by external radiations. The circuit however is not permanently damaged by such radiations. The rapid technology scaling has accelerated the reduction in the capacitance of storage nodes and supply voltages thus resulting in increased susceptibility of latches and flip-flops to soft errors. These circuits are more difficult to protect than memories by conventional logic methods like parity and error correcting codes. Also as frequency increases, the probability of a flip-flop to latch on to an error increases [7]. So analysis of traditional flip-flop designs for soft error rates and improvising them for protection against soft errors is of paramount importance.

In this paper, we present a detailed analysis of effect of soft errors in different styles of flip-flops designed in 70nm, 1V CMOS technology. A variety of flip-flop designs are analyzed and evaluated for critical charge on the susceptible nodes.

Earlier work on soft errors has focused on quantifying the circuit susceptibility radiations in terms of the critical charge required to charge or discharge a particular node and the sensitive node area [1]. Various methods for reducing soft error rate (SER) in deep sub-micron integrated circuits were discussed in [2]. Further soft error tolerant techniques like space and time redundancy were proposed [3]. Initially most of the work on soft errors focused on SRAM and DRAM memory cells as they are more susceptible to soft errors. But

susceptibility of latches and flip-flops too has increased with scaling. So equal attention has been given to the protection of latches and register files recently [2], [4-6]. These works have focused on building new latches and register files that are protected against such errors. But in our work we concentrate on evaluating these effects in the existing flip-flops and propose optimizations to make these designs soft error tolerant.

The rest of the work is organized in the following way. Section II gives a brief background on how soft errors are caused, their importance in flip-flops and the metrics used in this work. Section III details on each of the different designs considered here. Optimizations are discussed in Section IV and the results are presented.

### II. BACKGROUND

## A. Soft error metrics

Soft errors could be induced through three different radiation sources, alpha particles from the naturally occurring radioactive impurities in device materials, high-energy cosmic ray induced neutrons and neutron induced 10B fission [9]. Recent works [1], [10-11] have shown the effect of the technology scaling on soft errors. In [12], a study on the radiation flux noted that particles of lower energy occur far more frequently than particles of higher energy. Thus smaller CMOS device are easily affected by lower energy particles, leading to a much higher rate of soft errors. Soft errors occur when the collected energy Q at a particular node is greater than a critical charge  $Q_{critical}$ , which results in a bit flip at that node. This concept of critical charge is used for the estimation of soft error rate (SER). According to model proposed in [1]

SER 
$$\propto N_{flux} \times CS \times \exp\left(\frac{-Q_{critical}}{Q_s}\right)$$

Where  $N_{flux}$  is the intensity of the Neutron Flux, CS is the area of cross section of the node and  $Q_s$  is the charge collection efficiency which strongly depends on doping.  $Q_{critical}$  is proportional to the node capacitance and the supply voltage.

## B. Flip-flops

Flip-flops form important component of data path designs and have been studied and improved constantly for speed and power optimizations. Also latches and register files that are inherently hardened against SERs have been proposed [4-6]. It is also important to evaluate SER in the existing high performance and low power flip-flop designs.

D. Duarte is currently with Logic Technology Development, Intel Corp. Hillsboro OR.

This work was supported in part by NSF 0082064, CAREER 0093085 and 0202007 and MARCO 98-DF-600 GSRC.

Latches and register files are more resilient to SER when compared to conventional memory cells but as seen earlier the recent scaling trends decrease the charge retaining capabilities of CMOS devices. Further with increased frequency in scaled designs, more number of clock edges occurs per second. The window of vulnerability for a flip-flop being around its clock edges makes it more susceptible to SER at increased frequencies. Due to the difficulties in implementing error correcting logic to flip-flops and latches, it is important to tackle this problem as a design issue.

## III. DESIGNS AND EXPERIMENTAL SET-UP

The flip-flop designs studied here encompass many types of designs which include master-slave, pulse triggered, sense amplifier based flip-flops and a couple of scannable latches. These designs were implemented and simulated in HSPICE using 70 nm Berkley Predictive Model. The Q<sub>critical</sub> is estimated only at specific nodes having low Q<sub>critical</sub>. Such nodes can be experimentally or intuitively identified. Once these nodes are identified, current pulses which model the charge generation due to the radiation are supplied to these nodes and the Q<sub>critical</sub> for both 0 to 1 and 1 to 0 bit flips of the output is estimated. This would give an accurate estimation of SER and can be used to modify the design accordingly.

### A. Master-Slave Designs

Transmission gate flip-flops (TGFF) derived from the PowerPC603 [13] is the first flip-flop design analyzed for SER estimation here. The node "S1" (Fig 1) has very low Q<sub>critical</sub> at the positive edge of the clock when compared to the other nodes. During the positive edge of the clock, master stage transitions from "enable" mode to "hold" mode and the feed back inverter is enabled at this point. Here the node "S1", which is the output of the feedback inverter, is clearly most susceptible to SEU. Even if node "S2" has transistors connected to it similar to "S1", at the positive edge of the clock, the slave transitions from hold to evaluation mode thus enabling the transmission gates. This makes the Q<sub>critical</sub> at the node very high. The Q<sub>critical</sub> values for TGFF are in Table 1. It shows the Q<sub>critical</sub> for two bit flips (1 to 0 and 0 to 1). Note that the 0 to 1 bit flip never occurs at "S2".

The Double-edge triggered flip-flop (DET) [14] designed using two TGFF blocks is considered next. Here two nodes that are equally vulnerable ("S1" and "S2" in Fig 2) are tested. One node is affected at positive edge of clock and the other at the negative edge. Results (Table 2) show that the type of edge determine the Q<sub>critical</sub> required to flip the output contrary to the expectation that the two nodes must have similar Q<sub>critical</sub> as the design is fairly symmetric. This is due to difference in the mobility of holes and electrons as the PMOS and NMOS connected to this node are of same size.

C<sup>2</sup>MOS(C2) flip-flop [13] is the next master-slave negative edge-triggered flip-flop design estimated for SER here. Q<sub>critical</sub> was estimated at "S" (Fig 3), output of master stage.

## B. Pulse Triggered Designs

Pulse-triggered flip-flops generate pulses during the

active edge of the clock, which in turn would result in a transition at the output. The pulse triggered designs have a higher  $Q_{critical}$  than the master-slave designs discussed above. For example in the case of the Hybrid latch flip-flop [13] (HLFF) (Fig 4), the node "X", which is the most vulnerable node, has highly sized NMOS and PMOS connected to it. Here 1 to 0 bit flip have higher  $Q_{critical}$  because "X" normally stays at 1 due to the PMOS device and thus needs higher negative pulse to bring it down to 0.

Another pulse-triggered design evaluated for SER here is the Semi-dynamic flip-flop (SDFF) [13]. They show very similar characteristics to the HLFF. The difference in the Q<sub>critical</sub> is more evident here. This is due to the presence of cross coupled inverters connected to "X" (Fig 5).

# C. Sense amplifier based design and scannable latches

Sense-amplifier based flip-flops (SAFF) used in StrongArm100 [15] is evaluated for Q<sub>critical</sub>. Since this is a differential input differential output flip-flop there are two outputs at the master stage, "S" and "R" (Fig 6) which are evaluated for SER. Results (Table 2) show that while one of the bit flips has a very low Q<sub>critical</sub> value, the other transition has a very high Q<sub>critical</sub>. This is due to the presence of sized transistors connected to these nodes.

Both the scannable latches (LSSD and ETSA) [16] are built similar to the SAFF structure (Figs 7 & 8) and has very similar SEU characteristics. The results in Table 2 show the Q<sub>critical</sub> values when they function as flip-flops.

#### D. Analysis

Table 2 shows SER evaluated for only the nodes at which  $Q_{critical}$  were the lowest for each flip-flop. It is observed that the pulse triggered has higher  $Q_{critical}$ . The SDFF, SAFF and the scannable latches has a higher  $Q_{critical}$  for one kind of flip. This will be the preferred state for the flip-flop for lower SER. The node "S2" in DET has the least  $Q_{critical}$ .

# IV. OPTIMIZATIONS

There are numerous optimization strategies discussed in the literature to harden CMOS devices [2-5]. Adding more gate capacitance to the node is one of the common methods. But care should be taken that the diffusion capacitance is not increased as this will increase the area of the node. In [20], gate capacitance is added by connecting the node to the gates of a MOS device whose drain and source are shorted to the supply rails. This has performance penalties. Gate capacitance of a specific node can also be improved by sizing the MOS devices to whose gates it is connected. For example, in the case of TGFF (Fig 1), sizing up the pull up and pull down transistors at "S1" will increase the diffusion capacitance thus making it more susceptible to SEU's. But sizing up the pull up and pull down transistors of the inverter at "Qm" will improve the gate capacitance of S1also increasing diffusion capacitance at "Qm". But Qcritical at "Qm" is much higher. With this method higher Q<sub>critical</sub> was achieved, thus was used to simulate each design with different sizing.




Fig 1. Transmission Gate Flip-Flop





Fig 2.Double Edge Triggered Flip-Flop






Fig 4. Hybrid Latch Flip-Flop




Fig 5. Semi-dynamic Flip-Flop

Node	S1	S2	Qm	
0 to 1 flip	5.48	•	32.03	
1 to 0 flip	2.06	16.67	10.17	

Table 1. Critical charge values for TGFF




Fig 6. Sense Amplifier based Flip-Flop




Fig 8. Level Sensitive Scannable SA based Latch




Fig 7. Edge triggered Scannable SA Latch (ETSA)

		0 to 1	1 to 0			0 to 1	1 to 0
Type	Node	flip fC	flip fC	Type	Node	flip fC	flip fC
TGFF	<b>S</b> 1	5.48	2.06	SAFF	R	4.38	1.52
C2	S	1.4	3.58		S	0.25	4.61
DET	S1	1.01	1.9	ETSA	R	9.52	1.21
	S2	0.79	0.87		S	2.15	6.60
HLFF	X	5.29	4.75	LSSD	R	5.31	2.77
SDFF	Х	16.19	2.72		S	1.84	9.89

Table 2. Critical charge values

The results are presented for 0 to 1 and 1 to 0 output flips in Fig 9 and Fig 10 respectively. It compares the Q<sub>critical</sub> for each node with the pull up and pull down transistors of the next stage having progressively increased size (size 1 to 3). As expected, for most of the designs the Q<sub>critical</sub> increases as the size increases. A marked improvement is seen especially in some of the designs like DET and HLFF. While there are a few exceptions in which the Q<sub>critical</sub> actually reduces as it is sized up. For example in the case LSSD, the node "R" and "S" are connected to 4 gates (Fig 8). But sizing up transistors in the cross coupled inverters to increase the gate capacitance at these nodes would make the transitions from one state to the other faster. So a lower Q<sub>critical</sub> would be sufficient here to result in a flip. Similar reasoning could be given to other such designs where there is a decrease in Quitieal-

Another optimization that is done to improve robustness of the design is triple modular redundancy (TMR). The simplest implementation of TMR is obtained by replicating whole flip-flop design and using majority logic to determine the correct output. But this results in area and power overhead. We suggest a new method that will achieve TMR with a reduced overhead. It is achieved by replicating just the master stage of the flip-flop and using majority logic at the output of the master stage (Fig 11). This takes the advantage of the fact that the susceptible node is in the master stage as in TGFF where the node "S1" is the node with least Q<sub>critical</sub>. This results in reduced area and power overhead. This can be used only in master slave flip-flops.

## V. CONCLUSION

Addressing SER is becoming extremely important in flip-flops as technology scales. This work characterizes SER in terms of Q<sub>critical</sub> and discusses two simple optimization techniques. One attempts to increase the Q<sub>critical</sub> by increasing the gate capacitance while the other improves the overall robustness of the circuit by replicating the master stage of the master slave flip-flops, which results in a reduced power and area overhead. This work forms the basis for a detailed study of Q<sub>critical</sub> in deep sub-micron technology when a node cannot be modeled as an ideal capacitance.




Fig 9. Critical charge for 0 to 1 flips




Fig 10. Critical charge for 1 to 0 flips




Fig 11. Proposed TMR design

#### VI. REFERENCES

[1] Hazucha P, and Svensson C, "Impact of CMOS technology Scaling on the Atmospheric Neutron Soft Error Rate" IEEE Transactions on Nuclear Science, Vol. 47, No. 6. Dec. 2000.

[2] Zhang, K.; Hareland, S.; Senyk, B.; Maiz, J., "Methods for reducing soft errors in deep submicron integrated circuits" Solid-State and Integrated Circuit Technology, 1998. Proceedings, 1998 5th International Conference on ,1998 Page(s): 516-519

[3] Anghel, L.; Alexandrescu, D.; Nicolaidis, M, "Evaluation of a soft error tolerance technique based on time and/or space redundancy" Integrated Circuits and Systems Design, 2000. 13th Symposium on.

Page(s): 237 -242 [4] Monnier, T., Roche, F.M., Cathebras, G., "Flip-flop hardening for space applications" Memory Technology, Design and Testing, 1998. Proceedings. International Workshop on ,

24-25 Aug 1998, Page(s): 104 -107. 151 Monnier, T., Roche, F.M., Coscullucia, J., Velazco, R., "SEU testing of a novel hardened register implemented using standard CMOS technology" Nuclear Science, IEEE Transactions on , Volume: 46 Issue: 6, Dec 1999, Page(s): 1440 -1444.

[6] Faccio, F., Kloukinas, K., Marchioro, A., Calin, T., Coscultuela, J., Nicolaidis, M. Velazco, R., "Single event effects in static and dynamic registers in a 0.25 μm CMOS technology" Nuclear Science, IEEE Transactions on , Volume: 46 Issue: 6 , Dec 1999, Page(s): 1434 -1439.

[7] Seifert, N., Xiaowei Zhu, Moyer, D., Mueller, R., Hokinson, R., Leland, N., Shade, M., Massengill, "Frequency dependence of soft error rates for sub-micron CMOS technologies", IEDM Technical Digest., International Electron Devices Meeting, 2001.

[8] Baumann, R.C., "Soft errors in advanced semiconductor devices-part 1: the three radiation sources", IEEE Transactions on Device and Materials Reliability, Volume: 1 Issue: 1, March 2001 Page(s): 17 -22.

[9] Baumann R., "Soft Error Characterization and Modeling Methodologies at TI: Past, Present, and Future, 4th Annual Topical Conference On Reliability, 2000

[10] Seifert N., Moyer D., Leland N., and Hokinson R., "Historical Trend in Alpha-Particle induced Soft Error Rates of the Alpha Microprocessor", IEEE 39th Annual International Reliability Physics Symposium, 2001 Page(s): 259-265.

[11] Hareland, S, Maiz, J, Alavi, M., Mistry, K., Walsta, S., Changhong Dai, "Impact of CMOS process scaling and SOI on the soft error rates of logic processes", 2001 Symposium on VLSI Technology Digest of Technical Papers Page(s): 73-74

"Terrestrial cosmic ray intensities", IBM Journal of Research and Development, Vol 40, No 1, January 1996, Page(s): 19-39.

[13] Markovic D., Nikolic B. and Brodersen R, "Analysis and Design of Low-Energy Flip-

Flops", ISPLED'01, August, 2001, pp 52-55.

[14] Ramanarayanan, R., Vijaykrishnon, N., Irwin, M.J., "Characterizing dynamic and leakage power behavior in flip-flops", ASIC/SOC Conference, 2002. 15th Annual IEEE International, 2002 Page(s): 433-437.

[15] Stojanovic V, Oklobdzija V. G. and Bajwa R., "A Unified Approach in the Analysis of Latches and Flip-Flops for Low-Power Systems\*, ISPLED'98, August 10-12, 1998, pp 227-

[16] Zyuban V. and Meltzer D., "Clocking Strategies and Scannable Latches for Low Power Applications", ISPLED'01, August 2001, pp 346-351