



# Bridge of Life U Education

# **FINN Compiler**

Lecturer: Hua-Yang Weng

Date: 2022/08/18

[FINN-R: An End-to-End Deep-Learning Framework for Fast Exploration of Quantized Neural Networks]

[FPGA'17: FINN: A Framework for Fast, Scalable Binarized Neural Network Inference] (https://arxiv.org/abs/1612.07119)






**Textbooks** 

#### From AI to Gate Textbook

Signed in as:

翁華揚






In this chapter, we are going to explain how FINN maps the deep learning network from an exported ONNX graph into high-level-synthesized layers. From the <u>Wikipedia definition</u> of the name "compiler" is primarily used for programs that translate source code from a high-level programming language to a lower level language (e.g. assembly language, object code, or machine code) to create an executable program. However, what the FINN Compiler here actually transforms is **from high-level operation representations such as**ONNX graph, into another operation representation that is compatible with some high-level-synthesis libraries. The later will perform C/C++ function-calls to the HLS library and then be synthesized by another High-Level-Synthesis compiler such as Vitis-HLS (into hardware representations and then the bitstream file for FPGAs).

#### Goals

The figure below shows our objective in this chapter. As chapter one has shown, we are going to transform the onnx graph from the left to the right. We can see that all the operations are now mapped into hardware operations supported by certain HLS hardware unit.



# global\_in 1×1×28×28 Reshape shape (2) 1×784 Thresholding\_Batch 1 (1×1) 1×784 StreamingFCLayer\_Batch 1 (784×64) 2 (64×1)

1×64

#### **Table of Contents**

Sign out

#### Compiler

Goals

Dashboard

Chapter structure



Translations



- End-to-End Compiling
- Phase (I): Brevitas export
- Phase (II):
  - Network preparation
  - Conversion to HLS layers
- Phase (III): Hardware Build
- Phase (IV): PYNQ deployment





- End-to-End Compiling
- Phase (I): Brevitas export
- Phase (II):
  - Network preparation
  - Conversion to HLS layers
- Phase (III): Hardware Build
- Phase (IV): PYNQ deployment






#### Introduction

- The FINN compiler comes with many transformations that modify the ONNX representation of the network according to certain patterns.
- Phase (I): Brevitas export
- Phase (II):
  - Network preparation
  - Conversion to HLS layers
- Phase (III): Hardware Build
- Phase (IV): PYNQ deployment





#### Goal








- End-to-End Compiling
- Phase (I): Brevitas export
- Phase (II):
  - Network preparation
  - Conversion to HLS layers
- Phase (III): Hardware Build
- Phase (IV): PYNQ deployment





### **EX XILINX IFINN**

#### Phase (I): Brevitas Export








#### Phase (I): Brevitas Export (1/2)

```
import onnx
from finn.util.test import get_test_model_trained
import brevitas.onnx as bo

tfc = get_test_model_trained("TFC", 1, 1)
bo.export_finn_onnx(tfc, (1, 1, 28, 28), build_dir+"/tfc_w1_a1.onnx")
```







#### Phase (I): Brevitas Export (2/2)

#### ModelWrapper

 Wrapper around the ONNX model which provides several helper functions to make it easier to work with the model.

```
from finn.core.modelwrapper import ModelWrapper
model = ModelWrapper(build_dir+"/tfc_w1_a1.onnx")
```

- Principle of FINN: Analysis and Transformation passes
  - Analysis pass: extracts specific information about the model.
  - Transformation pass: changes the model and returns the changed model






- End-to-End Compiling
- Phase (I): Brevitas export
- Phase (II):
  - Network preparation
  - Conversion to HLS layers
- Phase (III): Hardware Build
- Phase (IV): PYNQ deployment





#### Phase (II): Network preparation








#### Phase (II): Network preparation

- (I) FINN-style Dataflow Architectures
- (II) Tidy-up transformations
- (III) Adding Pre- and Postprocessing
- (IV) Streamlining
- (V) Conversion to HLS layers
- (VI) Creating a Dataflow Partition
- (VII) Folding: Adjusting the Parallelism








#### (II) Tidy-up transformations


- GiveUniqueNodeNames
- GiveReadableTensorNames
- InferShapes
- InferDataTypes
- FoldConstants
- RemoveStaticGraphInputs





#### (III) Adding Pre- and Postprocessing









#### (IV) Streamlining(1/4)

Goal: eliminate, collapsing floating point operations

```
from finn.transformation.streamline.reorder import MoveScalarLinearPastInvariants import finn.transformation.streamline.absorb as absorb

model = ModelWrapper(build_dir+"/tfc_w1_a1_pre_post.onnx")

# move initial Mul (from preproc) past the Reshape
model = model.transform(MoveScalarLinearPastInvariants())

# streamline
model = model.transform(Streamline())
model.save(build_dir+"/tfc_w1_a1_streamlined.onnx")
showInNetron(build_dir+"/tfc_w1_a1_streamlined.onnx")

showInNetron(build_dir+"/tfc_w1_a1_streamlined.onnx")
```


```
def apply(self, model):
    streamline transformations = [
        ConvertSubToAdd().
        ConvertDivToMul().
        BatchNormToAffine(),
        ConvertSignToThres(),
        AbsorbSignBiasIntoMultiThreshold(),
        MoveAddPastMul(),
        MoveScalarAddPastMatMul(),
        MoveAddPastConv(),
        MoveScalarMulPastMatMul(),
        MoveScalarMulPastConv(),
        MoveAddPastMul(),
        CollapseRepeatedAdd(),
        CollapseRepeatedMul(),
        AbsorbAddIntoMultiThreshold(),
        FactorOutMulSignMagnitude(),
        AbsorbMulIntoMultiThreshold(),
        Absorb1BitMulIntoMatMul(),
        Absorb1BitMulIntoConv(),
        RoundAndClipThresholds(),
    for trn in streamline transformations:
        model = model.transform(trn)
        model = model.transform(RemoveIdentityOps())
        model = model.transform(GiveUniqueNodeNames())
        model = model.transform(GiveReadableTensorNames())
        model = model.transform(InferDataTypes())
    return (model, False)
```

"""Apply the streamlining transform, see arXiv:1709.04060.""





#### (IV) Streamlining(2/4)







#### (IV) Streamlining(3/4)

- Current implementation of streamlining:
  - Highly network-specific (topology change)

```
from finn.transformation.bipolar_to_xnor import ConvertBipolarMatMulToXnorPopcount
from finn.transformation.streamline.round_thresholds import RoundAndClipThresholds
from finn.transformation.infer_data_layouts import InferDataLayouts
from finn.transformation.general import RemoveUnusedTensors

model = model.transformation.general import RemoveUnusedTensors

model = model.transformation.desorb.AbsorbAddIntoMultiThreshold())
model = model.transformation.desorb.AbsorbMulIntoMultiThreshold())
# absorb final add-mul nodes into TopK
model = model.transform(absorb.AbsorbScalarMulAddIntoTopK())
model = model.transform(RoundAndClipThresholds())


# bit of tidy-up
model = model.transform(InferDataLayouts())
model = model.transform(RemoveUnusedTensors())

model.save(build_dir+"/tfc_wla1_ready_for_hls_conversion.onnx")
showInNetron(build_dir+"/tfc_wla1_ready_for_hls_conversion.onnx")
```





# (IV) Streamlining(4/4)








- End-to-End Compiling
- Phase (I): Brevitas export
- Phase (II):
  - Network preparation
  - Conversion to HLS layers
- Phase (III): Hardware Build
- Phase (IV): PYNQ deployment






#### Phase (II): (V) Conversion to HLS layers









#### (V) Conversion to HLS layers
















#### mem mode:

- const: weights are "baked in" into the HLS code
- decoupled: weights are streamed into the core using streamers and fifos

(See FINN doc for details: https://finn.readthedocs.io/en/latest/internals.html)





#### (V) Conversion to HLS layers: Infer\_xxx.py


```
import finn.transformation.fpgadataflow.convert_to_hls_layers as to_hls
model = ModelWrapper(build_dir+"/tfc_w1a1_ready_for_hls_conversion.onnx")
model = model.transform(to_hls.InferBinaryStreamingFCLayer("decoupled"))
# TopK to LabelSelect
model = model.transform(to_hls.InferLabelSelectLayer())
# input quantization (if any) to standalone thresholding
model = model.transform(to_hls.InferThresholdingLayer())
model.save(build_dir+"/tfc_w1_a1_hls_layers.onnx")
showInNetron(build_dir+"/tfc_w1_a1_hls_layers.onnx")
```

```
class InferBinaryStreamingFCLayer(Transformation):
     "Convert XnorPopcountMatMul layers to
    StreamingFCLayer Batch layers. Any immediately following MultiThreshold
    layers will also be absorbed into the MVTU."""
    def init (self, mem mode="const"):
        super(). init ()
        self.mem mode = mem mode
    def apply(self, model):
        graph = model.graph
        node ind = 0
        graph modified = False
        for n in graph.node:
           node ind += 1
           if n.op type == "XnorPopcountMatMul":
                mm input = n.input[0]
                mm weight = n.input[1]
                mm output = n.output[0]
                mm in shape = model.get tensor shape(mm input)
                mm out shape = model.get tensor shape(mm output)
                assert (
                    model.get tensor datatype(mm input) == DataType.BINARY
                ), """First
```

```
new node = helper.make node(
    "StreamingFCLayer Batch",
    [mm input, mm weight, mt thres],
    [mt output],
    domain="finn.custom op.fpgadataflow",
    backend="fpgadataflow",
    MW=mw,
    MH=mh.
    SIMD=simd.
    PE=pe.
    inputDataType=idt.name,
    weightDataType=wdt.name,
    outputDataType=odt.name,
    ActVal=actval,
    binaryXnorMode=1,
    noActivation=0,
    numInputVectors=list(mm in shape[:-1]);
    mem mode=self.mem mode,
graph.node.insert(node ind, new node)
# remove old nodes
```



#### (VI) Creating a Dataflow Partition







#### (VII) Folding: Adjusting the Parallelism (1/3)

Manually set the folding factors and FIFO depths

- Automatically tune parameters:
  - Given an FPGA resource budget
  - Analytical model from the FINN-R paper.

```
CustomOp wrapper is of class Thresholding Batch
{'PE': ('i', True, 0),
 'NumChannels': ('i', True, 0),
 'ram style': ('s', False, 'distributed'),
 'inputDataType': ('s', True, ''),
 'outputDataType': ('s', True, ''),
 'inFIFODepth': ('i', False, 2),
 'outFIFODepth': ('i', False, 2),
 'numInputVectors': ('ints', False, [1]),
 'ActVal': ('i', False, 0),
 'backend': ('s', True, 'fpgadataflow'),
 'code gen dir cppsim': ('s', False, ''),
 'code_gen_dir_ipgen': ('s', False, ''),
 'executable_path': ('s', False, ''),
 'ipgen_path': ('s', False, ''),
 'ip_path': ('s', False, ''),
 'ip vlnv': ('s', False, ''),
 'exec_mode': ('s', False, ''),
 'cycles rtlsim': ('i', False, 0),
 'cycles_estimate': ('i', False, 0),
 'rtlsim_trace': ('s', False, ''),
 'res_estimate': ('s', False, ''),
 'res_hls': ('s', False, ''),
 'res synth': ('s', False, ''),
 'rtlsim_so': ('s', False, ''),
 'partition id': ('i', False, 0)}
```





#### (VII) Folding: Adjusting the Parallelism (2/3)

• Below:

Will be added later with 'InsertFIFO()' Transformation


#### Set the PE and SIMD/s.t. II = 64 for each layer


```
fc layers = model.get nodes by op type("StreamingFCLayer Batch")
# (PE, SIMD, in fifo depth, out fifo depth, ramstyle) for each layer
config = [
    (16, 49, 16, 64, "block"),
    (8, 8, 64, 64, "auto"),
    (8, 8, 64, 64, "auto"),
    (10, 8, 64, 10, "distributed"),
for fcl, (pe, simd, ififo, ofifo, ramstyle) in zip(fc layers, config):
    fcl inst = getCustomOp(fcl)
    fcl inst.set nodeattr("PE", pe)
    fcl inst.set nodeattr("SIMD", simd)
    fcl inst.set nodeattr("inFIFODepth", ififo)
    fcl inst.set nodeattr("outFIFODepth", ofifo)
    fcl inst.set nodeattr("ram style", ramstyle)
# set parallelism for input quantizer to be same as first layer's SIMD
inp ant node = model.get nodes by op type("Thresholding Batch")[0]
inp qnt = getCustomOp(inp qnt node)
inp qnt.set nodeattr("PE", 49)
```







#### (VII) Folding: Adjusting the Parallelism (3/3)














- End-to-End Compiling
- Phase (I): Brevitas export
- Phase (II):
  - Network preparation
  - Conversion to HLS layers
- Phase (III): Hardware Build
- Phase (IV): PYNQ deployment





#### Phase (III): Hardware Build








#### Phase (III): Hardware Build

- Automatically generate, link all the components and generate hardware bitstream
  - Zynq, Alveo -> ZynqBuild(), VitisBuild()

- ZynqBuild:
  - Preprocessing (Adding IODMA, DataWidthConverter, FIFO)
  - 1. PrepareIP
  - 2. HLSSynthIP
  - 3. CreateStitchedIP
  - 4. MakeZynqProject











## 4. MakeZYNQProject(2/2)

 Vivado project was automatically built and stitched

```
model = ModelWrapper(postsynth layers)
model.model.metadata props
[key: "floorplan json"
value: "/home/yuoto/multimediaIC/FINN/practice/code/build docker/vitis floorplan zxz9em07/floorplan.json"
, key: "vivado stitch proj"
value: "/home/yuoto/multimediaIC/FINN/practice/code/build docker/vivado stitch proj ol2h0n49"
, key: "clk ns"
value: "10"
, key: "wrapper filename"
value: "/home/yuoto/multimediaIC/FINN/practice/code/build docker/vivado stitch proj ol2h0n49/finn vivado stitch pr
oj.srcs/sources 1/bd/StreamingDataflowPartition 1/hdl/StreamingDataflowPartition 1 wrapper.v"
, key: "vivado stitch vlnv"
value: "xilinx finn:finn:StreamingDataflowPartition 1:1.0"
, key: "vivado stitch ifnames"
value: "{\"clk\": [\"ap clk\"], \"rst\": [\"ap rst n\"], \"s axis\": [[\"s axis 0\", 392]], \"m axis\": [[\"m axis
0\", 8]], \"aximm\": [], \"axilite\": []}"
, key: "platform"
value: "zyng-iodma"
```






- End-to-End Compiling
- Phase (I): Brevitas export
- Phase (II):
  - Network preparation
  - Conversion to HLS layers
- Phase (III): Hardware Build
- Phase (IV): PYNQ deployment





#### Phase (IV): PYNQ deployment







### Phase (IV): PYNQ deployment

- Deployment and Remote Execution
- Validating the Accuracy on a PYNQ Board
- Throughput Test on PYNQ Board

