



L Bridge of Life **U** Education

FINN HLS

Lecturer: Hua-Yang Weng

Date: 2022/09/04

[FPGA'17: FINN: A Framework for Fast, Scalable Binarized Neural Network Inference] (https://arxiv.org/abs/1612.07119)





Outline

- Matrix-Vector Accumulation Unit
- Pooling Layer
- Convolution Layer
- FIFO






Outline

- Matrix-Vector Accumulation Unit
- Pooling Layer
- Convolution Layer
- FIFO





Fully Connected Layer






Matrix-Vector Accumulation Unit

 The function performs the multiplication between a weight matrix and the input activation vector.

$$\begin{bmatrix} 1 & 2 & 3 & 4 \\ 2 & 3 & 4 & 5 \\ 3 & 4 & 5 & 6 \end{bmatrix} \times \begin{bmatrix} 1 \\ 2 \\ 3 \\ 4 \end{bmatrix} = \begin{bmatrix} 30 \\ 40 \\ 50 \end{bmatrix}$$




Example





Block Diagram


 According to the unroll factor(PE \ SIMD) set in python code, the compiler will generate corresponding amount of hardware.





I/O interface

- hls::stream<SIMD*BITWIDTH> &in
- hls::stream<PE*BITWIDTH> &out
- TW const &weights
 - PE*SIMD*BITWIDTH





Constant variables

- unsigned const NF = MatrixH / PE;
 - # of Cycles for the PEs to compute all rows of the SIMD inputs
- unsigned const SF = MatrixW / SIMD;
 - # of Cycles for the SIMD inputs to distribute all of the workloads of a row
- unsigned const TOTAL_FOLD = NF * SF;
 - # of Cycles for this Matrix-Vector Product





HLS Code (1/)

 MVAU reads the input activations from input port, and store them into internal buffer

```
// input vector buffers
             inputBuf[SF];
        for(unsigned i = 0; i < reps * TOTAL FOLD; i++) {</pre>
248
      #pragma HLS PIPELINE II=1
249
          TI inElem;
250
                                                 hls::stream<SIMD*BITWIDTH> &in
251
          if(nf == 0) {
252
            // read input from stream
253
                                                               Initial
            inElem = in.read(); <</pre>
254
            // store in appropriate buffer for reuse
255
            inputBuf[sf] = inElem;
256
257
                                                                                          X
          else {
258
259
            // reuse buffered input
            inElem = inputBuf[sf];
260
          }
261
```



HLS Code (2/)

- MVAU reads the weights and packed them.
 - TW const &weights -> PE*SIMD*BITWIDTH


```
// read from the parameter stream

W_packed = weight.read();

for (unsigned pe = 0; pe < PE; pe++) {

#pragma HLS UNROLL

w.m_weights[pe] = W_packed((pe+1)*SIMD*TW::width-1,pe*SIMD*TW::width);
}</pre>
```






HLS Code (3/)

• Set the accumulation register value to zero.

```
// Threshold Initialisation
if(sf == 0) {
    for(unsigned pe = 0; pe < PE; pe++) {
    #pragma HLS UNROLL
    accu[0][pe] = activation.init(nf, pe);
}
</pre>
```









HLS Code (4/)

- Uses MAC unit to calculate
 - # of MAC unit depends on PE value.

```
// compute matrix-vector product for each processing element
for(unsigned pe = 0; pe < PE; pe++) {
    #pragma HLS UNROLL
    auto const act = TSrcI()(inElem, 0);
    auto const wgt = TWeightI()(w[pe]);
    //auto const wgt = w[pe];
    accu[0][pe] = mac<SIMD>(accu[0][pe], wgt, act, r, 0);
}
```









HLS Code (5/)

- Continues with the partial sum if sf < SF
 - Feed the results into activation function.
 - Write the activation function output into output buffer.

```
++tile:
288
          if(++sf == SF) {
289
290
            // produce output and clear accumulators
291
            auto outElem = TDstI().template operator()<TO>();
            for (unsigned pe = 0; pe < PE; pe++) {
292
293
      #pragma HLS UNROLL
294
            outElem(pe,0,1) = activation.activate(nf, pe, accu[0][pe]);
295
                                                           Initial
296
            out.write(outElem);
297
                                                                                  X
     hls::stream<PE*BITWIDTH> &out
```





StreamingFCLayer_Batch_3

```
// includes for network parameters
    #include "weights.hpp"
    #include "activations.hpp"
    #include "mvau.hpp"
    // defines for network parameters
10
    #define MW1 64
11
    #define MH1 10
12
                           hls::stream<SIMD*BITWIDTH> &in
13
14
    #define SIMD1 8
                           hls::stream<PF*BITWIDTH> &out
    #define PE1 10
    #define WMEM1 8
16
17

    TW const &weights

    #define TMEM1 0
18
    #define numReps 1
19


    PE*SIMD*BITWIDTH

    #define WP1 1
                                                                        Last FC layer of mnist
20
21
                                                                        classification:
22
    void StreamingDataflowPartition_1_StreamingFCLayer_Batch_3(
23
                      hls::stream<ap_uint<8>> &in0,
24
                       hls::stream<ap_uint<80>> &weights,
25
                                                                        BITWIDTH IN = 1
                       hls::stream<ap uint<80>> &out
26
27
                                                                        BITWIDTH OUT = 8
28
    #pragma HLS INTERFACE axis port=in0
    #pragma HLS INTERFACE axis port=out
    #pragma HLS stream depth=64 variable=in0
31
    #pragma HLS stream depth=10 variable=out
32
    #pragma HLS INTERFACE ap_ctrl_none port=return
    #pragma HLS INTERFACE axis port=weights
    #pragma HLS stream depth=8 variable=weights
    Matrix_Vector_Activate_Stream_Batch<MW1, MH1, SIMD1, PE1, Recast<XnorMul>, Slice<ap_uint<8>>, Identity, ap_uint<1> >
36
                   (in0, out, weights, PassThroughActivation<ap_uint<8>>(), numReps, ap_resource_lut());
37
38
```




Latency Report


- The total fold is (MH/PE) * (MW/SIMD).
- (10/10)*(64/8)=8.






Schedule Viewer Trace(1/)









Schedule Viewer Trace(2/)









Schedule Viewer Trace(3/)













Schedule Viewer Trace(4/)









Outline

- Matrix-Vector Accumulation Unit
- Pooling Layer
- Convolution Layer
- FIFO





Max Pooling Layer

12	20	30	0			
8	12	2	0	2×2 Max-Pool	20	30
34	70	37	4		112	37
112	100	25	12			




Binary Max Pooling Layer

We can use OR Gate to implement BNN-version.




0	0	0	0
0	1	0	0
1	1	0	0
0	0	0	0






Example




Input Feature map: 8x8

Max pooling kernel: 2x2

Line buffer



output FIFO





```
stream<ap uint<NumChannels> > & out) {
68
       CASSERT DATAFLOW(ImgDim % PoolDim == 0);
69
       // need buffer space for a single maxpooled row of the image
70
       ap uint<NumChannels> buf[ImgDim / PoolDim];
71
       for(unsigned int i = 0; i < ImgDim / PoolDim; i++) {</pre>
72
     #pragma HLS UNROLL
73
         buf[i] = 0;
74
75
76
       for (unsigned int yp = 0; yp < ImgDim / PoolDim; yp++) {</pre>
77
         for (unsigned int ky = 0; ky < PoolDim; ky++) {</pre>
78
           for (unsigned int xp = 0; xp < ImgDim / PoolDim; xp++) {</pre>
79
     #pragma HLS PIPELINE II=1
80
             ap uint<NumChannels> acc = 0;
81
             for (unsigned int kx = 0; kx < PoolDim; kx++) {
82
                acc = acc | in.read();
83
                                                                         Line buffer
84
             // pool with old value in row buffer
85
             buf[xp] |= acc;
86
87
88
         for (unsigned int outpix = 0; outpix < ImgDim / PoolDim; outpix++) {</pre>
89
     #pragma HLS PIPELINE II=1
90
           out.write(buf[outpix]);
91
           // get buffer ready for next use
92
           buf[outpix] = 0;
93
94
95
96
                                                                25
```

void StreamingMaxPool(stream<ap_uint<NumChannels> > & in,



HLS Code

Max pooling kernel: 2x2

Input Feature map: 8x8



output FIFO



67



Outline


- Matrix-Vector Accumulation Unit
- Pooling Layer
- Convolution Layer
- FIFO





Convolution Layer

- Mainly consist of 2 core units
 - Convolution Input Generator




Matrix Vector Activation Batch





Convolution Layer: Block Diagram





ConvLayer_Batch()




```
template<
      unsigned int ConvKernelDim,
                                                                           ConvLayer batch():
      unsigned int IFMChannels,
      unsigned int IFMDim,
                                                                            ConvolutionInputGenerator (SWU)
      unsigned int OFMChannels,
      unsigned int OFMDim,
                                                                           Matrix Vector Activate Batch(mvau)
                               // number of SIMD lanes
      unsigned int SIMD,
      unsigned int PE,
                               // number of PEs
      typename TSrcI = Identity,
                               // redefine I/O interpretation as needed for input activations
      typename TDstI = Identity,
                               // redefine I/O interpretation as needed for output activations
      typename TWeightI = Identity, // redefine I/O interpretation as needed for weights
      int InStreamW, int OutStreamW, // safely deducible (stream width must be int though!)
      typename TW, typename TA, typename R
   void ConvLayer_Batch(hls::stream<ap_uint<InStreamW>> &in,
                    hls::stream<ap_uint<OutStreamW>> &out,
                    TW const
                                     &weights,
                    TA const
                                     &activation,
                    unsigned const
                                      reps,
                    R const &r) {
   #pragma HLS INLINE
     unsigned const MatrixW = ConvKernelDim * ConvKernelDim * IFMChannels;
     unsigned const MatrixH = OFMChannels;
     unsigned const InpPerImage = IFMDim*IFMDim*IFMChannels*TSrcI::width/InStreamW;
     WidthAdjustedInputStream <InStreamW, SIMD*TSrcI::width, InpPerImage> wa_in (in, reps);
     WidthAdjustedOutputStream <PE*TDstI::width, OutStreamW, OFMDim * (OFMChannels / PE)> mvOut (out, reps);
     hls::stream<ap_uint<SIMD*TSrcI::width> > convInp("StreamingConvLayer_Batch.convInp");
     ConvolutionInputGenerator<ConvKernelDim, IFMChannels, TSrcI::width. IFMDim.
                OFMDim, SIMD,1>(wa_in, convInp, reps, ap_resource_dflt());
     Matrix_Vector_Activate_Batch<MatrixW, MatrixH, SIMD, PE, 1, ISrcl, IDstl, IWeightl>
       (static_cast<hls::stream<ap_uint<SIMD*TSrcI::width>>&>(convInp),
        static_cast<hls::stream<ap_uint<PE*TDstI::width>>&> (mvOut),
        weights, activation, reps* OFMDim * OFMDim, r);
```














ConvolutionInputGenerator



Stride = 1
IFMDim = 32
OFMDim = 30
multiplying_factor = 1
number_blocks = 4
cycle_write_block = 270
cycle_read_block = 32

counter_internal_block = 0
current_line = 0
current_block_read = 0
current_line_in_block = 0
count_simd = 0
current_block_write = 3
read_block = 3
kx = 0, ky = 0
ofm_x = 0, ofm_y = 0




ConvolutionInputGenerator(1/4)

```
template unsigned int ConvKernelDim,
void ConvolutionInputGenerator(
                                                                  unsigned int IFMChannels,
        stream<ap_uint<SIMD*Input_precision> > & in,
                                                                  unsigned int Input_precision,
        stream<ap uint<SIMD*Input precision> > & out
                                                                  unsigned int IFMDim,
        const unsigned int numReps,
                                                                  unsigned int OFMDim,
        R const &r) {
                                                                  unsigned int SIMD,
 CASSERT_DATAFLOW(IFMChannels % SIMD == 0);
                                                                  unsigned int Stride,
 CASSERT_DATAFLOW(ConvKernelDim % Stride == 0);
                                                                  typename R>
  const unsigned int multiplying_factor = IFMChannels/SIMu;
  const unsigned int number blocks = ConvKernelDim/Stride + 1 :
  ap_uint<SIMD*Input_precision> inputBuf[number_blocks][Stride * IFMDim * multiplying_factor];
#pragma HLS ARRAY_PARILITION variable=inputBut complete dim=1
 memory_resource(inputBuf, r);
  const unsigned int cycles_write_block = (OFMDim * ConvKernelDim * ConvKernelDim * multiplying_factor);
  const unsigned int cycles_read_block = Stride * IFMDim * multiplying_factor;
  const unsigned int max_cycles = max(cycles_write_block,cycles_read_block);
  const unsigned int baseIter = IFMDim * ConvKernelDim * multiplying_factor// Initial buffer
                              + OFMDim * MAX(cycles_write_block,cycles_read_block);
 unsigned int counter_internal_block = 0;
 unsigned int current_block_write = 0;
                                                                    Define vars
 unsigned int next_block_write = 0;
  unsigned int current_line = 0;
 unsigned int read_block = 0;
  unsigned int inp = 0, ofm_y = 0, ofm_x = 0, k_y = 0, k_x = 0, count_simd =0;
```



ConvolutionInputGenerator

- Outer loop: Baselteration to finish one image matrix
 - (if) First initialize input buffer
 - (else) Then ... parallel do
 - write the output in the correct order
 - Read the next block
 - Update count



• Goal: pipelined with II=1



E XILINX **J**FINN

ConvolutionInputGenerator(1/4) Base Iteration:

```
(if) First initialize input buffer
                                                                  (else) Then parallel do 3 ifs
#pragma HLS reset variable=inp
  for (unsigned int count_image = 0; count_image < numReps; count_image++) {</pre>
    for (unsigned int i = 0; i < baseIter; i++) {</pre>
#pragma HLS PIPELINE II=1
      if (inp < IFMDim * ConvKernelDim*multiplying_factor) {// Initial buffer of ConvKe</pre>
        ap_uint<SIMD*Input_precision> inElem;
        inElem = in.read();
        inputBuf[current_block_write][current_line] = inElem;
        current_line++;
        inp++;
        if (current_line == Stride * IFMDim * multiplying_factor ) {
          current_line = 0;
          current_block_write++;
          if (current_block_write == number_blocks) {
            current_block_write=0;
                                                                IFMDim*factor*stride
          read_block++;
                                          kernelDim
          counter_internal_block = 0;
                                          +1
```



ConvolutionInputGenerator(1/4)

```
}<u>els</u>e {
 if (counter_internal_block < cycles_write_block-1) { // We are writing output, MMV IFMChan per cycle
   unsigned int current_block_read = (current_block_write + 1 + k_y / Stride);
   if (current_block_read >= number_blocks) {
      current_block_read-= number_blocks;
   unsigned int current_line_in_block = ((k_y%Stride) * IFMDim + ofm_x*Stride + k_x)*multiplying_factor + count_simd;
   <u>ap_uint<STMD*Input_pr</u>ecision> outElem = inputBuf[current_block_read][(current_line_in_block)];
   out.write(outElem);
   count_simd++;
   if (count_simd == multiplying_factor)
      count_simd=0;
      k_x++;
      if (k_x == ConvKernelDim) {
        k_x = 0;
        k_y++;
       if (k_y == ConvKernelDim) {
         k_y = 0;
         ofm_x ++;
         if (ofm_x == OFMDim) {
           ofm_x = 0;
            ofm_y++;
            if (ofm_y == OFMDim) {
              ofm_y = 0;
              inp = 0;
```

1. if: write output (within # of write cycles)




ConvolutionInputGenerator(4/4)


```
if ((counter_internal_block < cycles_read_block-1) && (read_block<IFMDim/Stride)) { //
         ap_uint<SIMD*Input_precision> inElem;
                                                                     2. if: read input to buffer
         inElem = in.read();
         inputBuf[current_block_write][current_line] = inElem;
                                                                     (within # of read cycles and image)
#pragma AP dependence variable=inputBuf intra false
#pragma AP dependence variable=inputBuf inter false
         current_line++;
         if (current_line == Stride * IFMDim * multiplying_factor) {// We read the whole block
           // We filled up a block, let's not read until
           current_line = 0;
           read_block++;
           current_block_write++;
           if (current_block_write == number_blocks) {
             current block write=0;
#pragma AP dependence variable=current_block_write intra false
       counter_internal_block++; // = (counter_internal_block +1) % max_cycles;
       if (counter_internal_block == (max_cycles-1)) {
         counter_internal_block = 0;
                                                           3. if: initialize the counter when one R/W
                                                           pair is achieved. (max_cycle is reached)
   } // End base_iter
   read_block = 0;
 } // End count image
```

} // End generator













```
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln244_fu_598_p2) & (icmp_ln198_fu_394_p2 == 1'd0) & (icmp_ln198_fu_394_p2 == 1'd0) & (icmp_ln198_fu_394_p2 == 1'd0)
         inputBuf_0_V_we1 = 1'b1;
    end else begin
         inputBuf 0 V we1 = 1'b0;
    end
end
assign and ln244 fu_598_p2 = (icmp_ln244_fu_576_p2 & icmp_ln244_1_fu_592_p2);
assign icmp ln244_fu_576_p2 = ((counter_internal_blo_fu_118 < 32'd31) ? 1'b1 : 1'b0);</pre>
assign icmp ln198 fu 394 p2 = ((inp 15 0 fu 94 < 32'd96) ? 1'b1 : 1'b0);</pre>
                                                                                                          inputBuf0
                             counter_internal_block < 31 && inp < 96
                                                                                                       we1
                                                                                                       d1
                                                                             inElem
```




Case Study



Input IFM Width:7 High:7 Channel:3 SIMD:3 Stride:1



Kernel:3x3



Output OFM Width:5 High:5 Channel:1






Case Study: inputBuf

- ap_uint<SIMD*Input_precision>
 - inputBuf[number_blocks][Stride * IFMDim * multiplying_factor]
- number_blocks = ConvKernelDim/Stride + 1 = 4
- Stride * IFMDim * multiplying_factor = 7
 - inputBuf[4][7]

multiplying_factor = IFMChannels / SIMD

(# of cycles to pick all data channel-wise)





Case Study: baselter

- baseIter = IFMDim * ConvKernelDim * multiplying_factor// Initial
 + OFMDim *MAX(cycles_write_block,cycles_read_block);
- IFMDim * ConvKernelDim * multiplying_factor=21
- OFMDim *MAX(cycles_write_block,cycles_read_block)=225
- cycles_write_block = 5 * 3 * 3 * 1 = 45
- cycles_read_block = 1 * 7 * 1 = 7
- baselter = 21+225 = 246


```
const unsigned int cycles_write_block = (OFMDim * ConvKernelDim * ConvKernelDim * multiplying_factor);
const unsigned int cycles_read_block = Stride * IFMDim * multiplying_factor;
```







i=0 inp=0

Input IFM














i=6 inp=6

Input IFM













i=20 inp=20

Input IFM



7*3*1=21 if (inp < IFMDim * ConvKernelDim*multiplying_factor) {// Initial buffer of ConvKernelDim lines 198 ~ ap_uint <SIMD*Input_precision> inElem; 199 200 inElem = in.read(); inputBuf[current_block_write][current_line] = inElem; 201 202 current_line++; 203 inp++; 204 ~ if (current_line == Stride * IFMDim * multiplying_factor) { 205 current_line = 0; 206 current_block_write++; 207 ~ if (current_block_write == number_blocks) { 208 current_block_write=0; 209 210 read_block++; 211 counter_internal_block = 0; 212 213 ∨ } else {








i=21(do else)²¹⁴/₂₁₅

```
if (counter_internal_block < cycles_write_block-1) { // We are writing output, MMV IFMChan per cycle</pre>
                 unsigned int current_block_read = (current_block_write + 1 + k_y / Stride);
                 if (current_block_read >= number_blocks) {
                   current_block_read-= number_blocks;
                 unsigned int current_line_in_block = ((k_y%Stride) * IFMDim + ofm_x*Stride + k_x)*multiplying_factor + count_simd;
                 ap_uint<SIMD*Input_precision> outElem = inputBuf[current_block_read][(current_line_in_block)];
                 out.write(outElem);
                 count_simd++;
                 if (count_simd == multiplying_factor) {
224
                   count_simd=0;
                   k_x++;
                                                                                                           Kx=0
226
                   if (k_x == ConvKernelDim) {
                     k_x = 0;
                                                                                                           Ky=0
                     k_y++;
                     if (k_v == ConvKernelDim) {
                       k_y = 0;
                                                                                                           0x=0
                       ofm_x ++;
                       if (ofm_x == OFMDim) {
233
                         ofm_x = 0;
                                                                                                           Oy=0
                         ofm_V++;
235
                        if (ofm_v == OFMDim) {
236
                          ofm_y = 0;
237
                           inp = 0;
```

InputBuff











```
214
               if (counter_internal_block < cycles_write_block-1) { // We are writing output, MMV IFMChan per cycle</pre>
215
                 unsigned int current_block_read = (current_block_write + 1 + k_y / Stride);
                 if (current_block_read >= number_blocks) {
 217
                   current_block_read-= number_blocks;
                 unsigned int current_line_in_block = ((k_y%Stride) * IFMDim + ofm_x*Stride + k_x)*multiplying_factor + count_simd;
                 ap_uint<SIMD*Input_precision> outElem = inputBuf[current_block_read][(current_line_in_block)];
221
                 out.write(outElem);
                 count_simd++;
223
                 if (count_simd == multiplying_factor) {
224
                   count_simd=0;
                   k_x++;
                                                                                                          Kx=1
226
                   if (k_x == ConvKernelDim) {
                    k_x = 0;
                                                                                                          Ky=0
                    k_y++;
                     if (k_v == ConvKernelDim) {
                      k_y = 0;
                                                                                                          0x=0
                       ofm_x ++;
                      if (ofm_x == OFMDim) {
                                                                                                          Oy=0
233
                        ofm_x = 0;
234
                        ofm_y++;
235
                        if (ofm_y == OFMDim) {
236
                          ofm_y = 0;
237
                          inp = 0;
```

InputBuff











```
214
               if (counter_internal_block < cycles_write_block-1) { // We are writing output, MMV IFMChan per cycle</pre>
                 unsigned int current_block_read = (current_block_write + 1 + k_y / Stride);
                 if (current_block_read >= number_blocks) {
 217
                   current_block_read-= number_blocks;
                 unsigned int current_line_in_block = ((k_y%Stride) * IFMDim + ofm_x*Stride + k_x)*multiplying_factor + count_simd;
                 ap_uint<SIMD*Input_precision> outElem = inputBuf[current_block_read][(current_line_in_block)];
221
                 out.write(outElem);
                 count_simd++;
223
                 if (count_simd == multiplying_factor) {
224
                   count_simd=0;
                   k_x++;
                                                                                                          Kx=2
226
                   if (k_x == ConvKernelDim) {
                    k_x = 0;
                                                                                                          Ky=0
                    k_y++;
                     if (k_v == ConvKernelDim) {
                      k_y = 0;
                                                                                                          0x=0
                       ofm_x ++;
                      if (ofm_x == OFMDim) {
                                                                                                          Oy=0
233
                        ofm_x = 0;
234
                        ofm_y++;
235
                        if (ofm_y == OFMDim) {
236
                          ofm_y = 0;
237
                          inp = 0;
```

InputBuff










i = 24

```
214
               if (counter_internal_block < cycles_write_block-1) { // We are writing output, MMV IFMChan per cycle</pre>
                 unsigned int current_block_read = (current_block_write + 1 + k_y / Stride);
                 if (current_block_read >= number_blocks) {
 217
                   current_block_read-= number_blocks;
                 unsigned int current_line_in_block = ((k_y%Stride) * IFMDim + ofm_x*Stride + k_x)*multiplying_factor + count_simd;
                 ap_uint<SIMD*Input_precision> outElem = inputBuf[current_block_read][(current_line_in_block)];
221
                 out.write(outElem);
                 count_simd++;
223
                 if (count_simd == multiplying_factor) {
224
                   count_simd=0;
                   k_x++;
                                                                                                          Kx=0
226
                   if (k_x == ConvKernelDim) {
                    k_x = 0;
                                                                                                          Ky=1
                    k_y++;
                     if (k_v == ConvKernelDim) {
                      k_y = 0;
                                                                                                          0x=0
                       ofm_x ++;
                      if (ofm_x == OFMDim) {
                                                                                                          Oy=0
233
                        ofm_x = 0;
234
                        ofm_y++;
235
                        if (ofm_y == OFMDim) {
236
                          ofm_y = 0;
237
                          inp = 0;
```

InputBuff








```
214
               if (counter_internal_block < cycles_write_block-1) { // We are writing output, MMV IFMChan per cycle</pre>
                 unsigned int current_block_read = (current_block_write + 1 + k_y / Stride);
                 if (current_block_read >= number_blocks) {
 217
                   current_block_read-= number_blocks;
                 unsigned int current_line_in_block = ((k_y%Stride) * IFMDim + ofm_x*Stride + k_x)*multiplying_factor + count_simd;
                 ap_uint<SIMD*Input_precision> outElem = inputBuf[current_block_read][(current_line_in_block)];
221
                 out.write(outElem);
                 count_simd++;
223
                 if (count_simd == multiplying_factor) {
224
                   count_simd=0;
                   k_x++;
                                                                                                          Kx=2
226
                   if (k_x == ConvKernelDim) {
                    k_x = 0;
                                                                                                          Ky=2
                    k_y++;
                     if (k_v == ConvKernelDim) {
                      k_y = 0;
                                                                                                          0x=0
                       ofm_x ++;
                      if (ofm_x == OFMDim) {
                                                                                                          Oy=0
233
                        ofm_x = 0;
234
                        ofm_y++;
235
                        if (ofm_y == OFMDim) {
236
                          ofm_y = 0;
237
                          inp = 0;
```

InputBuff










i = 30


```
} else {
214
               if (counter_internal_block < cycles_write_block-1) { // We are writing output, MMV IFMChan per cycle</pre>
215
                 unsigned int current_block_read = (current_block_write + 1 + k_y / Stride);
 216
                 if (current_block_read >= number_blocks) {
 217
                  current_block_read== number_blocks;
                 unsigned int current_line_in_block = ((k_y%Stride) * IFMDim + ofm_x*Stride + k_x)*multiplying_factor + count_simd;
                 ap_uint<SIMD*Input_precision> outElem = inputBuf[current_block_read][(current_line_in_block)];
221
                 out.write(outElem);
                 count_simd++;
223
                 if (count_simd == multiplying_factor) {
224
                  count_simd=0;
225
                  k_x++;
                                                                                                          Kx=0
226
                  if (k_x == ConvKernelDim) {
                    k_x = 0;
227
                                                                                                          Ky=0
                    k_y++;
                     if (k_v == ConvKernelDim) {
                      k_y = 0;
                                                                                                          0x=1
                      ofm_x ++;
 232
                      if (ofm_x == OFMDim) {
                                                                                                          Oy=0
233
                        ofm_x = 0;
234
                        ofm_y++;
235
                        if (ofm_y == OFMDim) {
236
                          ofm_y = 0;
237
                          inp = 0;
```








```
} else {
214
               if (counter_internal_block < cycles_write_block-1) { // We are writing output, MMV IFMChan per cycle</pre>
215
                 unsigned int current_block_read = (current_block_write + 1 + k_y / Stride);
 216
                 if (current_block_read >= number_blocks) {
 217
                  current_block_read-= number_blocks;
                 unsigned int current_line_in_block = ((k_y%Stride) * IFMDim + ofm_x*Stride + k_x)*multiplying_factor + count_simd;
                 ap_uint<SIMD*Input_precision> outElem = inputBuf[current_block_read][(current_line_in_block)];
221
                 out.write(outElem);
                 count_simd++;
223
                 if (count_simd == multiplying_factor) {
224
                  count_simd=0;
225
                  k_x++;
                                                                                                         Kx=2
226
                  if (k_x == ConvKernelDim) {
                    k_x = 0;
227
                                                                                                         Ky=2
                    k_y++;
                    if (k_v == ConvKernelDim) {
                      k_y = 0;
                                                                                                         0x=4
                      ofm_x ++;
                      if (ofm_x == OFMDim) {
                                                                                                         Oy=0
233
                        ofm_x = 0;
234
                        ofm_y++;
235
                        if (ofm_y == OFMDim) {
236
                          ofm_y = 0;
237
                          inp = 0;
```








```
} else {
214
               if (counter_internal_block < cycles_write_block-1) { // We are writing output, MMV IFMChan per cycle</pre>
215
                 unsigned int current_block_read = (current_block_write + 1 + k_y / Stride);
 216
                 if (current_block_read >= number_blocks) {
 217
                  current_block_read-= number_blocks;
                 unsigned int current_line_in_block = ((k_y%Stride) * IFMDim + ofm_x*Stride + k_x)*multiplying_factor + count_simd;
                 ap_uint<SIMD*Input_precision> outElem = inputBuf[current_block_read][(current_line_in_block)];
221
                 out.write(outElem);
                 count_simd++;
223
                 if (count_simd == multiplying_factor) {
224
                  count_simd=0;
225
                  k_x++;
                                                                                                          Kx=0
226
                  if (k_x == ConvKernelDim) {
                    k_x = 0;
227
                                                                                                          Ky=0
                    k_y++;
                     if (k_v == ConvKernelDim) {
                      k_y = 0;
                                                                                                          Ox=0
                      ofm_x ++;
                      if (ofm_x == OFMDim) {
                                                                                                         Oy=1
233
                        ofm_x = 0;
234
                        ofm_y++;
235
                        if (ofm_y == OFMDim) {
236
                          ofm_y = 0;
237
                          inp = 0;
```








```
} else {
214
               if (counter_internal_block < cycles_write_block-1) { // We are writing output, MMV IFMChan per cycle</pre>
215
                 unsigned int current_block_read = (current_block_write + 1 + k_y / Stride);
 216
                 if (current_block_read >= number_blocks) {
 217
                  current_block_read== number_blocks;
                 unsigned int current_line_in_block = ((k_y%Stride) * IFMDim + ofm_x*Stride + k_x)*multiplying_factor + count_simd;
                 ap_uint<SIMD*Input_precision> outElem = inputBuf[current_block_read][(current_line_in_block)];
221
                 out.write(outElem);
                 count_simd++;
223
                 if (count_simd == multiplying_factor) {
224
                  count_simd=0;
225
                  k_x++;
                                                                                                          Kx=0
226
                  if (k_x == ConvKernelDim) {
227
                    k_x = 0;
                                                                                                          Ky=2
                    k_y++;
                     if (k_v == ConvKernelDim) {
                      k_y = 0;
                                                                                                          Ox=0
                      ofm_x ++;
 232
                      if (ofm_x == OFMDim) {
                                                                                                         Oy=1
233
                        ofm_x = 0;
234
                        ofm_y++;
235
                        if (ofm_y == OFMDim) {
236
                          ofm_y = 0;
237
                          inp = 0;
```





```
214
               if (counter_internal_block < cycles_write_block-1) { // We are writing output, MMV IFMChan per cycle</pre>
                 unsigned int current_block_read = (current_block_write + 1 + k_y / Stride);
                 if (current_block_read >= number_blocks) {
                   current_block_read-= number_blocks;
                 unsigned int current_line_in_block = ((k_y%Stride) * IFMDim + ofm_x*Stride + k_x)*multiplying_factor + count_simd;
                 ap_uint<SIMD*Input_precision> outElem = inputBuf[current_block_read][(current_line_in_block)];
                 out.write(outElem);
                 count_simd++;
                 if (count_simd == multiplying_factor) {
                   count_simd=0;
                   k_x++;
                                                                                                           Kx=0
226
                   if (k_x == ConvKernelDim) {
                     k_x = 0;
                                                                                                           Ky=0
                     k_y++;
                     if (k_v == ConvKernelDim) {
                      k_y = 0;
                                                                                                           0x=0
                       ofm_x ++;
                       if (ofm_x == OFMDim) {
 233
                                                                                                           Oy=2
                        ofm_x = 0;
                         ofm_V++;
235
                        if (ofm_v == OFMDim) {
236
                          ofm_y = 0;
237
                           inp = 0;
```



- One more row used!
 - Not conventional conv2d
- Imbalanced Read/Write cycles!



Outline


- Matrix-Vector Accumulation Unit
- Pooling Layer
- Convolution Layer
- FIFO



FIFO



- Critical in the whole system design.
 - If the depth of the FIFO is not enough
 - Streaming process might encounter a stall in response to the "full" or "empty" signal.



- hls::stream interface
 - ap_fifo
 - Tool will make a FIFO with a default depth of 2.





```
fc layers = model.get nodes by op type("StreamingFCLayer Batch")
# (PE, SIMD, in fifo depth, out fifo depth,
                                            ramstyle) for each layer
config = [
    (16, 49, 16, 64, "block"),
    (8, 8, 64, 64, 'auto"),
    (8, 8, 64, 64, 'auto"),
    (10, 8 64, 10, "distributed"),
for fcl, (pe, simd, ififo, ofifo, ramstyle) in zip(fc layers, config):
    fcl inst = getCustomOp(fcl)
    fcl inst.set nodeattr("PE", pe)
    fcl_inst.set_nodeattr("SIMD", simd)
    fcl inst.set nodeattr("inFIFODepth", ififo)
    fcl inst.set nodeattr("outFIFODepth", ofifo)
    fcl_inst.set_nodeattr("ram_style", ramstyle)
# set parallelism for input quantizer to be same as first layer's SIMD
inp qnt node = model.get nodes by op type("Thresholding Batch")[0]
inp_qnt = getCustomOp(inp_qnt_node)
inp_qnt.set_nodeattr("PE", 49)
```




How to determine FIFO depths?

- Depends on the IO protocol, bandwidth, and the throughput of the data producer/consumer.
 - All these possible factors result in the difficulty of analytical FIFO depth calculation.
 - Blindly increase the depth to a great extent, if the budget of the area is infinite
- Empirically estimate suitable FIFO depths.
 - 1. Set all FIFO depths to a large number.
 - Prepare enough test patterns that can simulate the actual data processing flow
 - 3. Record the maximum data occupancy of this FIFO.
 - 4. After the simulation is done, change the size of the FIFO to this empirical depth parameter.
 - 5. Measure the resulting throughput drop of the system with this new configuration.
 - 6. If no throughput drop, a more aggressive FIFO depth reduction method may use.



How to determine FIFO depths?

- Use RTL co-simulation collect FIFO depth
 - Confirm the throughput is balanced
 - Switching sub-modules to prevent latency mismatch



- Inevitable compute cycle & Read cycle sync
 - Pattern specific
 - Lower outstanding numbers & burst length

Optimized	FIFO Max Depth
Frame stream	$475 \rightarrow 450 \rightarrow 2$
Point stream	92 → 2
Jacobian stream	1
Residual stream	1

Media IC and System Lab Graduate Institute of Electronics Engineering National Taiwan University
National Taiwan University

Hua-Yang Weng





FIFO Depth in FINN

- FINN Compiler (hardware build ZynqBuild() phase)
 - InsertFIFO() inserts FIFOs with the manually specified depth.
 - FINN also provides InsertAndSetFIFODepths().

- InsertAndSetFIFODepths()
 - First set all FIFO depths to a number of 16K and sends random input image patterns.
 - PyVerilator is used for testing the maximum FIFO occupancy.



InsertAndSetFIFODepths()

```
class InsertAndSetFIFODepths(Transformation):
    """Insert appropriate-depth StreamingFIFOs through RTLSim that preserve
    throughput in the created accelerator.
                                                                                Output:
    Constructor arguments:
                                                                                - graph with appropriate-depth FIFOs inserted
    - clk ns : clock period (used for IP preparation)
    - max qsrl depth : FIFOs deeper than this will use Vivado IP instead of
                                                                                Background:
                       Verilog FIFOs (Q_srl.v)
                                                                                Even with all FINN HLS fpgadatflow layers appropriately parallelized, it is
    - max depth : how deep the "max"-sized FIFOs initially inserted will be
                                                                                necessary to insert FIFOs between them to prevent stalls due to bursty
    - swg exception : call CapConvolutionFIFODepths to make convolution FIFOs
                                                                                behavior. The sizes of those FIFOs are hard to predict analytically, so
                        smaller where appropriate
                                                                                we do the following:
    - vivado_ram_style : the StreamingFIFO.ram_style attribute to be used for
                                                                                - insert very deep (default 16k deep) FIFOs between all fpgadataflow nodes
                          large FIFOs implemented by Vivado
                                                                                - create stitched design
                                                                                - run through rtlsim with stream of multiple random input images (to fill pipeline)
    Assumed input graph properties:
                                                                                - keep track of observed maximum occupancy for each FIFO during rtlsim
    - all nodes are fpgadataflow nodes
                                                                                - when sim finished, update each FIFO depth to maximum observed occupancy
    - no FIFOs inserted,
                                                                                  and set inFIFODepth/outFIFODepth attrs to 0 on relevant nodes
    - (inFIFODepth/outFIFODepth attrs will be ignored)
```

- **Note**: ZynqBuild() class does not default use this FIFO insertion method
- We have to manually replace it.