

RTL :-

→ Describes the data flow from register to register at various time instants or clock cycle.


→ carries timing information.

- \* Computation is done on the data path.

- \* FSM generates control signals.

- \* FSM generates control signals.
- \* MUX passes the data based on control signals.

## Vedic Multiplier (RTL Design)



Algorithm :-

				a <sub>8</sub>	a <sub>7</sub>	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>
				b <sub>8</sub>	b <sub>7</sub>	b <sub>6</sub>	b <sub>5</sub>	b <sub>4</sub>	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>
X	X	X	X	X	X	X	X	X	X	X	X
X	X	X	X	X	X	X	X	X	X	X	X
X	X	X	X	X	X	X	X	X	X	X	X
X	X	X	X	X	X	X	X	X	X	X	X

16 bit.

step 1 :-

$$\begin{array}{r} a_4 \ a_3 \ a_2 \ a_1 \\ \times \ b_4 \ b_3 \ b_2 \ b_1 \\ \hline \end{array}$$

Step 2 :-

$$\begin{array}{r} a_8 \ a_7 \ a_6 \ a_5 \\ \times \ b_4 \ b_3 \ b_2 \ b_1 \\ \hline \end{array}$$


Step 3 :-

$$\begin{array}{r} a_4 \ a_3 \ a_2 \ a_1 \\ \times \ b_8 \ b_7 \ b_6 \ b_5 \\ \hline a_2 \end{array}$$

Step 1:

$$\begin{array}{r} a_8 \ a_7 \ a_6 \ a_5 \\ \times \ b_8 \ b_7 \ b_6 \ b_5 \\ \hline \end{array}$$

# RISC Design - DataPath



## Control Path :-

