


## UART design:

- Format  $\Rightarrow$  8N1
- clock frequency  $\Rightarrow$  100MHz
- Baudrate  $\Rightarrow$  9600 bps
- Asynchronous Reset

Block diagram of  
UART Module




## Transmitter module:

- Predefined baud rate = 9600 bps
- clock freq = 100 MHz  $\Rightarrow$  Time period = 10ns
- $\Rightarrow$  1 bit duration =  $\frac{100 \times 10^6}{9600}$  clock cycles = 10416.67 clock cycles.
- $\Rightarrow$  To meet the baud rate condition, 1 bit duration = 10416 clock cycles = 104160 ns

\* Generating a tx-clk, with Time period =  $10416 \times (T \text{ of } 100\text{MHz clk})$   
 $\Rightarrow$  frequency of tx-clk =  $\frac{\text{freq of } 100\text{MHz clk}}{10416}$   
 $\Rightarrow$  clock division by 10416  $\Rightarrow$  MOD 10416 counter is used.

State diagram for Moore machine of Transmitter:



Receiver module:


$\rightarrow$  Received bit duration =  $104160 \text{ ns} = 10416 \text{ clock cycles}$   
 $\rightarrow$  oversampling rate = 16  $\Rightarrow$  1 bit duration = 16 samples  
 $\Rightarrow$  1 sample duration =  $\frac{10416}{16} = 651 \text{ clock cycles} = 6510 \text{ ns}$

\* Generating a rx-clk, with Time period =  $651 \times (T \text{ of } 100\text{MHz clk})$   
 $\Rightarrow$  frequency of rx-clk =  $\frac{\text{freq of } 100\text{MHz clk}}{651}$

$\Rightarrow$  clock division by 651  $\Rightarrow$  MOD 651 counter is used.



# State diagram of FSM for Receiver:



control signals set 1:

load = 0, done = 0, glitch-check-done = 0

inc-samplescounter = 0, clear-samplescounter = 1

clear-bitcounter = 1

control signals set 3:

shift = 1, inc-bitcounter = 1,

glitch-check-done = 1

control signals set 2:

inc-samplescounter = 1

shift = 0, inc-bitcounter = 0

clear-samplescounter = 0

clear-bitcounter = 0

control signals set 4:

load = 1

done = 1