Pynchoro Ni 20019;	FIFO [CDC]
72-FF Synchronizer: -	> Finst in Finst Out > For single bit Synchronization, we have 2-Flop synchronizer.
> Foor pulse Synchronization with	falts > falks we have Toggle Synchosonizen
and ETED el	we have, MUX fynchoonizer, handshake
> FIFO is not limited to c there can be cases when the	DC only. Even in a Single clock domain, le head frequency is less than write uses, we need FIFO to store the data
FIFO	Asynchronous
Why Crowy wde?	used when we want to transfer multibit of data from I clock domain to another.
1) we is adu 1 bit di	flurence blw any number and its increment oil false full and false empty conditions
FIFO depth: The no. of slots or	memory locations in a FIFD assecabled
	determine bull and empty conditions.

· myrandi ind o

```
Binary > 000 001 010 011 100 101 110 111
   Grany => 000 001 011 010 110 111 101 100
                           I bit change. I want down to be draged salay
> In Sync FIFO:
               9,10, .... Anything can be deep width.
  In Agync FIFO;
            Only power of 2? [ Not mandatory but need to follow
                                          some sulo].
on: Foon Aign FIFO with 6 deep.
             (noray) 000 ->001 ->011 ->010 ->111 -> 111->
                                 3 bits change
                                 (not- acceptable)
         \frac{2^n}{2} - FIFO Depth \frac{2^n}{2} to \left(\frac{2^n}{2} + \frac{FIFO Depth}{2} - 1\right)
   EM: 520 Leep
        \frac{3}{2} \left( \frac{2^{10}}{2} - \frac{520}{2} \right) = \frac{520}{2} + \frac{520}{2} - 1
```

(veray=) \$610000010 to 1010000010

* Binary to horay ude Conversion:

Bimosy $\Rightarrow A$ Cency $\rightarrow A-g \Rightarrow A-g=A^(A>>2)$

overflow in Asynchronous FIFO: Overflow occurs when an attempt it made to write new data in a full FIFO.

underflow: underflow occurs when an a theore is no data to provide on a read negment, because the FIFO is empty.

e para sulta = 8 milista = 8 m