



Asynchronous FIFO Design



Synchronizer



- FIFO Depth = 8
- Data width = 8 bits
- address width = $\log_2^{(FIFO\ Depth)} + 1$
= 4
- Actual memory addresses
= $2 \times (FIFO\ Depth) - 1$