

Name: Harokna Maloum Abdoul Moumouni Registration No: EF300-0012/2021

Assignment

1) simplify the following Booleon expression: YZ ACD + B(C+ A(BD) ACD = A+C+D+ B(C+A(BD)ZB+(C+A(BD) 2B+(C+A(BD)) ZB+C+A(B+D) ZB+C+AB++AD 2 B(1+A)+C+AD Z B+C+AD YZA+C+D+B+C+AD = A +B + (C+C) + D(HA) 二八十百百十百元九 ZZAB+ACD+ABCD ABZ ABGD + ABGD + ABGD + ABGD 2) ACDZ ABED+ ABED ABCZ ABCP+ABCD


ABCD






Binory decoder! is a combinational logic circuit that converts binory information from n coded inputs to a maximum of 2n. They oreused in Wide Variety of application including instruction decoding, da tadenultiplexing, sevent segment displays, and os address decoders for memory and port-mapped I/O

Magnitude comparator




Magnitude composator; is a combination aldigital Magnitude composes two digital or binary numbers circuit that composes two digital or binary numbers in order to find out whether one binory number is equal, less than, or greater than the other binory number. We logically design a circuit for which we will have two inputs one for A and other for B and ohove three output terminals, one for A>B condition one for A=B condition, and one ACB condition



Half Adder: is a logical circuit that performs an addition operation on two binary digits. The half adder produces a sum and a corry value which are both binory digits.

## Full Adder Circuit



The main difference between the full adder and the previous half adder is that a full adder has three inputs. The same single bit data inputs Hand B as be fore plus an additional carry-in (Cin) input to receive the carry-from additional carry-in (Cin) input to receive the carry-from a previous stage as shown above.

